Effective processing on a digital signal processor with complex arithmetic capability

被引：0
|
作者：
Negishi, Yoshimasa [1 ]
Watanabe, Eiji [1 ]
Nishihara, Akinori [1 ]
Yanagisawa, Takeshi [1 ]
机构：
[1] Shibaura Inst of Technology, Saitama, Japan
来源：
IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings | 1998年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：619 / 622
相关论文
共 50 条
  • [41] Design of image processing system based on double digital signal processor
    2005, Science Press, Beijing, China (26):
  • [42] Realization of Speech Processing and Recognition System Based on Digital Signal Processor
    Wei Yanna
    Jin Yongtao
    Qian Wenguang
    PROCEEDINGS 2013 INTERNATIONAL CONFERENCE ON MECHATRONIC SCIENCES, ELECTRIC ENGINEERING AND COMPUTER (MEC), 2013, : 1087 - 1090
  • [43] Data transfer and processing in MR tomography using digital signal processor
    Bartusek, K
    Dokoupil, Z
    Smekal, Z
    Gescheidtova, E
    Proceedings of the 4th WSEAS International Conference on Applications of Electrical Engineering, 2005, : 340 - 344
  • [44] DIGITAL PROCESSOR FOR PRELIMINARY SIGNAL-PROCESSING IN A PYROVIDICON IR IMAGER
    VLASENKO, SG
    DEMESH, OV
    SOVIET JOURNAL OF OPTICAL TECHNOLOGY, 1987, 54 (03): : 166 - 167
  • [45] Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing
    Fey, D
    Kasche, B
    Burkert, C
    Tschache, O
    APPLIED OPTICS, 1998, 37 (02): : 284 - 295
  • [46] A hardware/software partitioning algorithm for processor cores of digital signal processing
    Togawa, N
    Sakurai, T
    Yanagisawa, M
    Ohtsuki, T
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 335 - 338
  • [47] Arithmetic for VLSI signal processing
    Swartzlander, Earl E., Jr.
    2006 Fortieth Asilomar Conference on Signals, Systems and Computers, Vols 1-5, 2006, : 899 - 906
  • [48] The digital signal processor derby
    Eyre, J
    IEEE SPECTRUM, 2001, 38 (06) : 62 - +
  • [49] DIGITAL SIGNAL PROCESSOR ICS
    BONET, L
    WILLIAMS, TA
    VLSI SYSTEMS DESIGN, 1988, 9 (12): : 76 - &
  • [50] A reconfigurable digital signal processor
    Tan, BK
    Ogawa, T
    Yoshimura, R
    Taniguchi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09): : 1424 - 1430
12345