Effective processing on a digital signal processor with complex arithmetic capability

被引：0
|
作者：
Negishi, Yoshimasa [1 ]
Watanabe, Eiji [1 ]
Nishihara, Akinori [1 ]
Yanagisawa, Takeshi [1 ]
机构：
[1] Shibaura Inst of Technology, Saitama, Japan
来源：
IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings | 1998年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：619 / 622
相关论文
共 50 条
  • [1] An effective processing on a digital signal processor with complex arithmetic capability
    Negishi, Y
    Watanabe, E
    Nishihara, A
    Yanagisawa, T
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 619 - 622
  • [2] A VLSI SIGNAL PROCESSOR WITH COMPLEX ARITHMETIC CAPABILITY
    BARAZESH, B
    MICHALINA, JC
    PICCO, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (05): : 495 - 505
  • [3] Performance enhancement on digital signal processors with complex arithmetic capability
    Negishi, Y
    Watanabe, E
    Nishihara, A
    Yanagisawa, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (02) : 238 - 245
  • [4] Performance enhancement on digital signal processors with complex arithmetic capability
    Shibaura Inst of Technology, Omiya-shi, Japan
    IEICE Trans Fund Electron Commun Comput Sci, 2 (238-245):
  • [5] A novel dynamically programmable arithmetic array (DPAA) processor for digital signal processing
    Tan, BK
    Yoshimura, R
    Matsuoka, T
    Taniguchi, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (03) : 741 - 747
  • [6] AN NMOS DIGITAL SIGNAL PROCESSOR WITH MULTIPROCESSING CAPABILITY
    MAGAR, S
    ESSIG, D
    CAUDEL, E
    MARSHALL, S
    PETERS, R
    KNEIB, K
    IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE, 1985, 28 : 90 - 90
  • [7] Architectural design of a complex arithmetic signal processor (CASP)
    Varma, Y
    Tull, MP
    2004 IEEE REGION 5 CONFERENCE: ANNUAL TECHNICAL AND LEADERSHIP WORKSHOP, 2004, : 69 - 76
  • [8] A DIGITAL SIGNAL PROCESSOR WITH IEEE FLOATING-POINT ARITHMETIC
    SOHIE, GRL
    KLOKER, KL
    IEEE MICRO, 1988, 8 (06) : 49 - 67
  • [9] Biased logarithmic arithmetic in digital signal processing
    Vainio, Olli
    NORCHIP 2005, PROCEEDINGS, 2005, : 16 - 19
  • [10] Processor Designs for Digital Signal Processing.
    Kolb, Hans Joachim
    Elektronik Munchen, 1982, 31 (21): : 107 - 114
12345