Multiple design error diagnosis and correction in digital VLSI circuits

被引：0
|
作者：
Veneris, Andreas [1 ]
Venkataraman, Srikanth [1 ]
Hajj, Ibrahim N. [1 ]
Fuchs, W.Kent [1 ]
机构：
[1] Univ of Illinois, Urbana, United States
来源：
Proceedings of the IEEE VLSI Test Symposium | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
VLSI circuits
引用
收藏
页码：58 / 63
相关论文
共 50 条
  • [1] Multiple design error diagnosis and correction in digital VLSI circuits
    Veneris, A
    Venkataraman, S
    Hajj, IN
    Fuchs, WK
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 58 - 63
  • [2] Design error diagnosis and correction in VLSI digital circuits
    Veneris, AG
    Hajj, IN
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1005 - 1008
  • [3] Automated Design Error Debugging of Digital VLSI Circuits
    Mohammed Moness
    Lamya Gaber
    Aziza I. Hussein
    Hanafy M. Ali
    Journal of Electronic Testing, 2022, 38 : 395 - 417
  • [4] Automated Design Error Debugging of Digital VLSI Circuits
    Moness, Mohammed
    Gaber, Lamya
    Hussein, Aziza, I
    Ali, Hanafy M.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (04): : 395 - 417
  • [5] Diagnosis and correction of multiple logic design errors in digital circuits
    Chung, PY
    Hajj, IN
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (02) : 233 - 237
  • [6] Efficient design error correction of digital circuits
    Hoffmann, DW
    Kropf, T
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 465 - 472
  • [7] Simulation-based design error diagnosis and correction in combinational digital circuits
    Nayak, D
    Walker, DMH
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 70 - 78
  • [8] Simulation-based design error diagnosis and correction in combinational digital circuits
    Nayak, Debashis
    Walker, D.M.H.
    Proceedings of the IEEE VLSI Test Symposium, 1999, : 70 - 78
  • [9] Correcting multiple design errors in digital VLSI circuits
    Veneris, AG
    Hajj, IN
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 31 - 34
  • [10] Design error diagnosis in digital circuits without error model
    Ubar, R
    Borrione, D
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 281 - 292
12345