Partitioning and placement for multi-FPGA systems using genetic algorithms

被引：0
|
作者：
Dpto. Arquitectura de Computadores y Automática, Universidad Complutense de Madrid, 28040 Madrid, Spain [1 ]
机构：
来源：
Conf. Proc. EUROMICRO | 1600年 / 204-211期
关键词：
Compendex;
D O I：
26th Euromicro Conference, EUROMICRO 2000
中图分类号：
学科分类号：
摘要：
Computer circuits - Genetic algorithms - Graph theory
引用
收藏
相关论文
共 50 条
  • [1] Partitioning and placement for multi-FPGA systems using genetic algorithms
    Hidalgo, JI
    Lanchares, J
    Hermida, R
    PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 204 - 211
  • [2] A genetic approach for graph partitioning. An application to Multi-FPGA systems
    Hidalgo, JI
    Lanchares, J
    Hermida, R
    Ibarra, A
    6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL VI, PROCEEDINGS: INDUSTRIAL SYSTEMS AND ENGINEERING I, 2002, : 63 - 68
  • [3] A parallel compact genetic algorithm for Multi-FPGA Partitioning
    Hidalgo, JI
    Baraglia, R
    Perego, R
    Lanchares, J
    Tirado, F
    NINTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2001, : 113 - 120
  • [4] Modular Placement for Interposer based Multi-FPGA Systems
    Mao, Fubing
    Zhang, Wei
    Feng, Bo
    He, Bingsheng
    Ma, Yuchun
    2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 93 - 98
  • [5] SPARK: A Scalable Partitioning and Routing Framework for Multi-FPGA Systems
    Zang, Xinshi
    Young, Evangeline F. Y.
    Wong, Martin D. F.
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 593 - 598
  • [6] A circuit partitioning algorithm with replication capability for multi-FPGA systems
    Togawa, N
    Sato, M
    Ohtsuki, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1995, E78A (12) : 1765 - 1776
  • [7] Using Multi-FPGA Systems for ASIC Prototyping
    Melnikova, Olga
    Hahanova, Irina
    Mostovaya, Karina
    EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2009, : 237 - 239
  • [8] A circuit partitioning algorithm with path delay constraints for multi-FPGA systems
    Togawa, N
    Sato, M
    Ohtsuki, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (03): : 494 - 505
  • [9] Performance-Driven Simultaneous Partitioning and Routing for Multi-FPGA Systems
    Chen, Ming-Hung
    Chang, Yao-Wen
    Wang, Jun-Jie
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1129 - 1134
  • [10] Timing driven multi-FPGA board partitioning
    Burra, R
    Bhatia, D
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 234 - 237
12345