VLSI AND WSI ASSOCIATIVE STRING PROCESSORS FOR STRUCTURED DATA PROCESSING.

被引：0

作者：

Lea, R.M. ^{[1
]}

机构：

[1] Brunel Univ, Uxbridge, Engl, Brunel Univ, Uxbridge, Engl

来源：

| 1600年 / 133期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

INTEGRATED CIRCUITS, VLSI

引用

共 50 条

[1] VLSI AND WSI ASSOCIATIVE STRING PROCESSORS FOR STRUCTURED DATA-PROCESSING
LEA, RM
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1986, 133 (03): : 153 - 162
[2] VLSI AND WSI ASSOCIATIVE STRING PROCESSORS FOR STRUCTURED DATA-PROCESSING
LEA, RM
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1986, 133 (03): : 113 - 122
[3] VLSI AND WSI ASSOCIATIVE STRING PROCESSORS FOR COST-EFFECTIVE PARALLEL PROCESSING
LEA, RM
COMPUTER JOURNAL, 1986, 29 (06): : 486 - 494
[4] DISTRIBUTED VLSI ARCHITECTURE FOR EFFICIENT SIGNAL AND DATA PROCESSING.
Univ of Southern California, Los, Angeles, CA, USA, Univ of Southern California, Los Angeles, CA, USA
IEEE Transactions on Computers, 1985, C-34 (12) : 1072 - 1087
[5] ASSOCIATIVE PROCESSING AND PROCESSORS
KRIKELIS, A
WEEMS, CC
COMPUTER, 1994, 27 (11) : 12 - 17
[6] VLSI AND VHSIC IN SIGNAL PROCESSING.
Rao, B.V.
Murali, T.
IETE Journal of Research, 1982, 28 (11) : 569 - 576
[7] A RECONFIGURATION ALGORITHM FOR DELAY MINIMIZATION IN VLSI/WSI ARRAY PROCESSORS
SCIUTO, D
MICROPROCESSING AND MICROPROGRAMMING, 1987, 20 (1-3): : 127 - 132
[8] MULTIPLE INSTRUCTION ASSOCIATIVE PROCESSING.
Irani, Keki B.
Mulla, Jamshed D.
1978, : 25 - 35
[9] ARRAY PROCESSORS SPEED RADAR SIGNAL PROCESSING.
Norin, Robert S.
Smith, William R.
Electronic Systems Technology and Design/Computer Design's, 1986, 25 (07): : 69 - 72
[10] RECONFIGURATION OF VLSI WSI MESH ARRAY PROCESSORS WITH 2-LEVEL REDUNDANCY
WANG, M
CUTLER, M
SU, SYH
IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (04) : 547 - 554

← 1 2 3 4 5 →