Algorithms to select IDDQ measurement points to detect bridging faults

被引：0
|
作者：
State Univ of New York at Buffalo, Buffalo, United States [1 ]
机构：
来源：
J Electron Test Theory Appl JETTA | / 3卷 / 275-285期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
22
引用
收藏
相关论文
共 33 条
  • [1] Algorithms to select I-DDQ measurement points to detect bridging faults
    Chakravarty, S
    Thadikaran, PJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (03): : 275 - 285
  • [2] Algorithms to select IDDQ measurement vectors for bridging faults in sequential circuits
    Higami, Y
    Takamatsu, Y
    Saluja, KK
    Kinoshita, K
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (05): : 443 - 451
  • [3] Algorithms to Select IDDQ Measurement Vectors for Bridging Faults in Sequential Circuits
    Yoshinobu Higami
    Yuzo Takamatsu
    Kewal K. Saluja
    Kozo Kinoshita
    Journal of Electronic Testing, 2000, 16 : 443 - 451
  • [4] Simulation and generation of IDDQ tests for bridging faults in combinational circuits
    Chakravarty, S
    Thadikaran, PJ
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (10) : 1131 - 1140
  • [5] Sequential circuit test generation for IDDQ testing of bridging faults
    Higami, Y
    Maeda, T
    Kinoshita, K
    IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 12 - 16
  • [6] Observation time reduction for IDDQ testing of bridging faults in sequential circuits
    Higami, Y
    Saluja, KK
    Kinoshita, K
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 312 - 317
  • [7] Detection of bridging faults in logic resources of configurable FPGAs using IDDQ
    Zhao, L
    Walker, DMH
    Lombardi, F
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1037 - 1046
  • [8] Memory reduction of IDDQ test compaction for internal and external bridging faults
    Maeda, T
    Kinoshita, K
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 350 - 355
  • [9] A simple and efficient method for generating compact IDDQ test set for bridging faults
    Shinogi, T
    Hayashi, T
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 112 - 117
  • [10] An iterative improvement method for generating compact tests for IDDQ testing of bridging faults
    Shinogi, T
    Hayashi, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1998, E81D (07) : 682 - 688
1234