HIGH SPEED LOW-POWER CMOS STATIC RAMS.

被引：0
|
作者：
Yasui, T.
Masuhara, T.
Minato, O.
机构：
来源：
Electronic Engineering (London) | 1600年 / 53卷 / 650期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
DATA STORAGE, DIGITAL - Random Access
引用
收藏
页码：51 / 53
相关论文
共 50 条
  • [1] HIGH-SPEED LOW-POWER CMOS STATIC RAMs.
    Yasui, Tokumasa
    Matsuhara, Toshiaki
    Minato, Osamu
    Hitachi Review, 1980, 29 (03): : 109 - 114
  • [2] HIGH-SPEED LOW-POWER CMOS STATIC RAMS
    YASUI, T
    MASUHARA, T
    MINATO, O
    ELECTRONIC ENGINEERING, 1981, 53 (650): : 51 - &
  • [3] Energy recovery for the design of high-speed, low-power static RAMs
    Tzartzanis, N
    Athas, WC
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 55 - 60
  • [4] 2 APPROACHES TO LOW-POWER 64 KBIT CMOS STATIC RAMS
    KOHYAMA, S
    JAPAN ANNUAL REVIEWS IN ELECTRONICS COMPUTERS & TELECOMMUNICATIONS, 1983, 8 : 113 - 126
  • [5] POWERING DOWN CMOS RAMs.
    Evans, M.
    Electronic Engineering (London), 1979, 51 (631):
  • [6] High speed, low-power CMOS voltage buffers
    Neag, M
    McCarthy, O
    CAS'98 PROCEEDINGS - 1998 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 21ST EDITION, VOLS 1 AND 2, 1998, : 175 - 180
  • [7] High-speed and low-power CMOS priority encoders
    Wang, JS
    Huang, CH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1511 - 1514
  • [8] CMOS comparators for high-speed and low-power applications
    Menendez, Eric R.
    Maduike, Dumezie K.
    Garg, Rajesh
    Khatri, Sunil P.
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +
  • [9] Low-power, high-speed CMOS VLSI design
    Kuroda, T
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 310 - 315
  • [10] HIGH-SPEED LOW-POWER HI-CMOS 4K STATIC RAM
    MINATO, O
    MASUHARA, T
    SASAKI, T
    SAKAI, Y
    KUBO, M
    UCHIBORI, K
    YASUI, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (06) : 882 - 885
12345