Optimizing vector-quantization processor architecture for intelligent query-search applications

被引:0
|
作者
机构
[1] Xu, Huaiyu
[2] Mita, Yoshio
[3] Shibata, Tadashi
来源
Xu, H. | 1600年 / Japan Society of Applied Physics卷 / 41期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 14 条
  • [1] Optimizing vector-quantization processor architecture for intelligent query-search applications
    Xu, HY
    Mita, Y
    Shibata, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (4B): : 2295 - 2300
  • [2] A fully parallel vector-quantization processor for real-time motion-picture compression
    Nakada, A
    Shibata, T
    Konda, M
    Morimoto, T
    Ohmi, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (06) : 822 - 830
  • [3] A balanced vector-quantization processor eliminating redundant calculation for real-time motion picture compression
    Konda, Masahiro
    Nakayama, Takahiro
    Miyamoto, Naoto
    Ohmi, Tadahiro
    ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 325 - 328
  • [4] A parallel vector-quantization processor eliminating redundant calculations for real-time motion picture compression
    Nozawa, T
    Konda, M
    Fujibayashi, M
    Imai, M
    Kotani, K
    Sugawa, S
    Ohmi, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) : 1744 - 1751
  • [5] ARCHITECTURE OF A VSLI VECTOR QUANTIZATION PROCESSOR FOR SPEECH PROCESSING SYSTEMS
    PREISS, E
    PFLEIDERER, HJ
    NTZ ARCHIV, 1988, 10 (09): : 227 - 236
  • [6] A new VLSI architecture for full-search vector quantization
    Wang, CL
    Chen, KM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1996, 6 (04) : 389 - 398
  • [7] A general-purpose vector-quantization processor employing two-dimensional bit-propagating winner-take-all
    Ogawa, M
    Ito, K
    Shibata, T
    2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 244 - 247
  • [8] Shared learning vector quantization in a new agent architecture for intelligent deliberation
    Lokuge, P
    Alahakoon, D
    KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT 2, PROCEEDINGS, 2005, 3682 : 806 - 813
  • [9] Optimizing matrix multiplication for a short-vector SIMD architecture - CELL processor
    Kurzak, Jakub
    Alvaro, Wesley
    Dongarra, Jack
    PARALLEL COMPUTING, 2009, 35 (03) : 138 - 150
  • [10] A parallel vector quantization processor featuring an efficient search algorithm for real-time motion picture compression
    Nozawa, T
    Imai, M
    Fujibayashi, M
    Ohmi, T
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 25 - 26