SELF-ALIGNED AMORPHOUS-SILICON TFT FOR LCD PANELS.

被引:0
|
作者
Kawai, Satoru [1 ]
Nasu, Yasuhiro [1 ]
Yanagisawa, Shintarou [1 ]
机构
[1] Fujitsu Lab, Display Devices Lab,, Atsugi, Jpn, Fujitsu Lab, Display Devices Lab, Atsugi, Jpn
来源
关键词
THIN-FILM TRANSISTORS;
D O I
暂无
中图分类号
学科分类号
摘要
(Edited Abstract)
引用
收藏
页码:204 / 210
相关论文
共 50 条
  • [21] Integrated Amorphous-Si TFT Circuits for Gate Drivers on LCD Panels
    Huang, Nan-Xiong
    Han, Hsi Rong
    Liao, Wen Tui
    Huang, Chih Hung
    Wang, Wen Chun
    Shiau, Miin-Shyue
    Cheng, Ching-Hwa
    Wu, Hong-Chong
    Hsu, Heng-Shou
    Liou, Juin J.
    Liao, Shry-Sann
    Sun, Ruei-Cheng
    Lu, Guang-Bao
    Liu, Don-Gey
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [22] EFFECT OF PARASITIC RESISTANCES AN ELECTRICAL CHARACTERISTICS OF AN AMORPHOUS-SILICON TFT
    GANGOPADHYAY, U
    SARKAR, CK
    SAHA, H
    MUKHERJEE, MK
    BHATTACHARYA, TK
    BANERJEE, R
    MICROELECTRONICS JOURNAL, 1994, 25 (01) : 27 - 32
  • [23] Performance study of self-aligned amorphous silicon thin-film transistor circuits
    Lu, JP
    Rei, P
    Lujan, R
    Boyce, JB
    PROCEEDINGS OF THE FOURTH SYMPOSIUM ON THIN FILM TRANSISTOR TECHNOLOGIES, 1999, 98 (22): : 392 - 399
  • [24] 33-cm-diagonal high-resolution TFT-LCD with fully self-aligned a-Si TFTs
    NEC Corp, Kawasaki-shi, Japan
    IEICE Trans Electron, 8 (1103-1108):
  • [25] SELF-ALIGNED CONTACTS IN SILICON BY NITROGEN IMPLANTATION
    THEIMER, J
    MABY, EW
    LIEB, S
    MACCRONE, RK
    JOURNAL OF APPLIED PHYSICS, 1987, 61 (02) : 795 - 797
  • [26] Self-aligned porous silicon optical waveguides
    Arrand, HF
    Benson, TM
    Loni, A
    Krueger, MG
    Thoenissen, M
    Lueth, H
    ELECTRONICS LETTERS, 1997, 33 (20) : 1724 - 1725
  • [27] A 33-cm-diagonal high-resolution TFT-LCD with fully self-aligned a-Si TFTs
    Hirano, N
    Ikeda, N
    Nishida, S
    Kaneko, S
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (08) : 1103 - 1108
  • [28] An amorphous silicon thin-film transistor with fully self-aligned top gate structure
    Powell, MJ
    Glasse, C
    Green, PW
    French, ID
    Stemp, IJ
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (03) : 104 - 106
  • [29] AMORPHOUS-SILICON TFT CAPACITANCE MODEL USING AN EFFECTIVE TEMPERTURE APPROACH
    KUO, JB
    CHEN, SS
    ELECTRONICS LETTERS, 1993, 29 (24) : 2151 - 2152
  • [30] CMOS device with self-aligned source/drain using amorphous silicon local interconnection layer
    Yoon, YS
    Baek, KH
    Nam, KS
    ELECTRONICS LETTERS, 1997, 33 (05) : 389 - 390