共 50 条
- [1] Improving simulation-based verification by means of formal methods ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 640 - 643
- [2] Applying formal techniques in simulation-based verification 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 946 - 951
- [4] Formal meaning of coverage metrics in simulation-based hardware design verification HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 221 - 228
- [5] Improving quality of simulation-based verification using state enumeration FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1995, 31 (02): : 135 - 142
- [6] Improving Coverage of Simulation-based Verification by Dedicated Stimuli Generation 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 599 - 606
- [7] A Method for Improving the Verification and Validation of Systems by the Combined Use of Simulation and Formal Methods 2014 IEEE/ACM 18TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED SIMULATION AND REAL TIME APPLICATIONS (DS-RT 2014), 2014, : 155 - 162