Multiprocessor architectures for DSP applications

被引：0
|
作者：
Preuss, Walfried
机构：
来源：
International Workshop on Algorithms and Parallel VLSI Architectures | 1991年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] SWIFTNET PROTOCOL SUPPORTS MULTIPROCESSOR DSP DEVELOPMENT
    WILLIAMS, T
    COMPUTER DESIGN, 1994, 33 (03): : 122 - 122
  • [42] Genetic algorithm based DSP multiprocessor scheduling
    Amphlett, RW
    Bull, DR
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 253 - 256
  • [43] IMPLEMENTATION OF FFT ALGORITHMS ON DSP MULTIPROCESSOR SYSTEMS
    FORSTER, J
    GRUNDMANN, L
    KOTHE, H
    TECHNISCHES MESSEN, 1991, 58 (03): : 115 - 121
  • [44] A CONFIGURABLE MULTIPROCESSOR SYSTEM FOR DSP BEHAVIORAL SIMULATION
    KOH, W
    YEUNG, A
    HOANG, P
    RABAEY, J
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1403 - 1406
  • [45] Four new DSP architectures
    Levy, M
    EDN, 1996, 41 (05) : 26 - 26
  • [46] Telecom is shaping DSP architectures
    Bindra, A
    ELECTRONIC DESIGN, 1998, 46 (28) : 18 - 18
  • [47] Interleaving on Parallel DSP Architectures
    Thomas Richter
    Gerhard P. Fettweis
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 39 : 161 - 173
  • [48] Interleaving on parallel DSP architectures
    Richter, T
    Fettweis, GP
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 39 (1-2): : 161 - 173
  • [49] A new generation of DSP architectures
    Ackland, B
    D'Arcy, P
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 531 - 536
  • [50] On chip interconnects for multiprocessor turbo decoding architectures
    Martina, M.
    Masera, G.
    Moussa, H.
    Baghdadi, A.
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 167 - 181
12345