Multiprocessor architectures for DSP applications

被引：0
|
作者：
Preuss, Walfried
机构：
来源：
International Workshop on Algorithms and Parallel VLSI Architectures | 1991年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Optimizing synchronization in multiprocessor DSP systems
    Bhattacharyya, SS
    Sriram, S
    Lee, EA
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1997, 45 (06) : 1605 - 1618
  • [32] RTOS targets DSP and multiprocessor configurations
    Cravotta, R
    EDN, 2002, 47 (09) : 24 - 24
  • [33] SERIAL BACKPLANE SUITS MULTIPROCESSOR ARCHITECTURES
    WEBB, M
    COMPUTER DESIGN, 1984, 23 (08): : 85 - &
  • [34] Adaptive multimodule routers for multiprocessor architectures
    Chalasani, S
    Boppana, RV
    INFORMATION SYSTEMS FRONTIERS, 2005, 7 (03) : 317 - 327
  • [35] Cosynthesis of multiprocessor architectures with high availability
    Chakraverty, S
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 927 - 932
  • [36] Adaptive Multimodule Routers for Multiprocessor Architectures
    Suresh Chalasani
    Rajendra V. Boppana
    Information Systems Frontiers, 2005, 7 : 317 - 327
  • [37] FULLY STATIC MULTIPROCESSOR ARRAY REALIZABILITY CRITERIA FOR REAL-TIME RECURRENT DSP APPLICATIONS
    WANG, DJ
    HU, YH
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1994, 42 (05) : 1288 - 1292
  • [38] A SEU injection tool to evaluate DSP-based architectures for space applications
    Benso, A
    Martinetto, S
    Prinetto, P
    Mariani, R
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 537 - 538
  • [39] Mapping DSP applications on processor/Coarse-Grain Reconfigurable Array architectures
    Galanis, Michalis D.
    Dimitroulakos, Gregory
    Goutis, Costas E.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3666 - +
  • [40] A fast task-to-processor assignment heuristic for real-time multiprocessor DSP applications
    Chinneck, JW
    Pureza, V
    Goubran, RA
    Karam, GM
    Lavoie, M
    COMPUTERS & OPERATIONS RESEARCH, 2003, 30 (05) : 643 - 670
12345