Multiprocessor architectures for DSP applications

被引：0
|
作者：
Preuss, Walfried
机构：
来源：
International Workshop on Algorithms and Parallel VLSI Architectures | 1991年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A processor allocation of DSP applications onto heterogeneous multiprocessor architectures
    Itradat, A.
    Ahmad, M. O.
    Shatnawi, A.
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 944 - 947
  • [2] A delay-optimal static scheduling of DSP applications mapped onto multiprocessor architectures
    Itradat, Awni
    Ahmad, M. O.
    Shatnawi, Ali
    PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, 2006, : 386 - +
  • [3] Multiprocessor DSP scheduling in system-on-a-chip architectures
    Gai, P
    Abeni, L
    Buttazzo, G
    EUROMICRO RTS 2002: 14TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, 2002, : 231 - 238
  • [4] Efficient Algorithms and Architectures for DSP Applications
    Chiper, Doru-Florin
    Paleologu, Constantin
    ELECTRONICS, 2023, 12 (04)
  • [5] Reconfigurable DSP Architectures for SDR applications
    Muhammad, Najam-ul-Islam
    Khalfallah, Karim
    Knopp, Raymond
    Pacalet, Renaud
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 971 - +
  • [6] Multiprocessor architectures for embedded system-on-chip applications
    Ravikumar, CP
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 512 - 519
  • [7] Quantitative Analysis of Sequence Alignment Applications on Multiprocessor Architectures
    Sanchez Castano, Friman
    Ramirez, Alex
    Valero Cortes, Mateo
    CF'09: CONFERENCE ON COMPUTING FRONTIERS & WORKSHOPS, 2009, : 61 - 70
  • [8] Heterogeneous Chip Multiprocessor Architectures for Big Data Applications
    Homayoun, Houman
    PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), 2016, : 400 - 405
  • [9] MULTIPROCESSOR ARCHITECTURES
    VANKHAI, T
    REVUE TECHNIQUE THOMSON-CSF, 1979, 11 (02): : 303 - 325
  • [10] On efficiency of transport triggered architectures in DSP applications
    Heikkinen, Jari
    Takala, Jarmo
    Cilio, Andrea
    Corporaal, Henk
    Advances in Systems Engineering, Signal Processing and Communications, 2002, : 25 - 29
12345