Material and device technologies for advanced, high-performance, and radiation-hardened CMOS circuits

被引:4
|
作者
Smeltzer, R.K. [1 ]
Schnable, G.L. [1 ]
机构
[1] RCA Lab, United States
关键词
Integrated Circuits - Radiation Effects - Substrates;
D O I
10.1016/0167-9317(88)90008-1
中图分类号
学科分类号
摘要
The problems associated with small feature-size devices are compounded when radiation hardness requirements are imposed upon circuits, and this additional requirement has spawned the developing of a variety of complex, nonstandard, CMOS/bulk processes. In contrast CMOS/SOS technology, with only minor modifications to a commercial production process, is able to produce circuits that can satisfy the requirements associated with very severe radiation environments and is now gaining wide acceptance in the military and aerospace marketplace. In this paper, the various implementations of CMOS technology are reviewed with emphasis given to issues associated with substrate materials and with radiation hardness in small feature-size devices.
引用
收藏
页码:79 / 91
相关论文
共 50 条
  • [11] RADIATION HARDENED HIGH-PERFORMANCE CMOS VLSI CIRCUIT DESIGNS
    HATANO, H
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (03): : 287 - 294
  • [12] RADIATION-HARDENED CMOS SOI DEVELOPMENT STATUS
    DAVIS, GE
    TRANSACTIONS OF THE AMERICAN NUCLEAR SOCIETY, 1985, 49 (JUN): : 23 - 24
  • [13] Radiation-Hardened Techniques for CMOS Flash ADC
    Gatti, Umberto
    Calligaro, Cristiano
    Pikhay, Evgeny
    Roizin, Yakov
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 1 - 4
  • [14] Design of GGNMOS ESD protection device for radiation-hardened 0.18 μm CMOS process
    Jianwei Wu
    Zongguang Yu
    Genshen Hong
    Rubin Xie
    Journal of Semiconductors, 2020, 41 (12) : 61 - 68
  • [15] Design of GGNMOS ESD protection device for radiation-hardened 0.18 μm CMOS process
    Jianwei Wu
    Zongguang Yu
    Genshen Hong
    Rubin Xie
    Journal of Semiconductors, 2020, (12) : 61 - 68
  • [16] Design of GGNMOS ESD protection device for radiation-hardened 0.18 μm CMOS process
    Wu, Jianwei
    Yu, Zongguang
    Hong, Genshen
    Xie, Rubin
    JOURNAL OF SEMICONDUCTORS, 2020, 41 (12)
  • [17] EVALUATING NBTI AND HCI EFFECTS ON DEVICE RELIABILITY FOR HIGH-PERFORMANCE APPLICATIONS IN ADVANCED CMOS TECHNOLOGIES
    Singh, Karan
    Kalra, Shruti
    Mahur, Jyoti
    FACTA UNIVERSITATIS-SERIES ELECTRONICS AND ENERGETICS, 2024, 37 (04) : 581 - 597
  • [18] Overcoming sealing concerns in a radiation-hardened CMOS technology
    Maimon, J
    Haddad, N
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1999, 46 (06) : 1686 - 1689
  • [19] RADIATION-HARDENED CMOS DEVICES FOR LINEAR CIRCUIT APPLICATIONS
    SANDERS, TJ
    PORTS, KA
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1978, 25 (06) : 1465 - 1468
  • [20] CHARACTERISTICS OF MOS CIRCUITS FOR RADIATION-HARDENED AEROSPACE SYSTEMS
    KJAR, RA
    BELL, JE
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1971, NS18 (06) : 258 - &