Simulation-based design error diagnosis and correction in combinational digital circuits

被引：0
|
作者：
Nayak, Debashis [1 ]
Walker, D.M.H. [1 ]
机构：
[1] Cadence Design Systems, Chelmsford, United States
来源：
Proceedings of the IEEE VLSI Test Symposium | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
30
引用
收藏
页码：70 / 78
相关论文
共 50 条
  • [41] Design and simulation of efficient combinational circuits based on a new XOR structure in QCA technology
    Behrouz Safaiezadeh
    Ebrahim Mahdipour
    Majid Haghparast
    Samira Sayedsalehi
    Mehdi Hosseinzadeh
    Optical and Quantum Electronics, 2021, 53
  • [42] An Improved Design of Combinational Digital Circuits with Multiplexers using Genetic Algorithm
    Vijayakumari, C. K.
    Lukose, Dileep
    Mythili, P.
    James, Rekha K.
    2013 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS & 2013 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMMUNICATIONS & RENEWABLE ENERGY (AICERA/ICMICR), 2013,
  • [43] Evolutionary design and optimization of combinational digital circuits with respect to transistor count
    SLowik, A.
    BiaLko, M.
    Bulletin of the Polish Academy of Sciences: Technical Sciences, 2006, 54 (04) : 437 - 442
  • [44] Design of memristor-based combinational logic circuits
    Tao, Zeheng
    Wang, Lei
    Sun, Chuanyang
    Wan, Xiang
    Liu, Xiaoyan
    Cai, Zhikuang
    Lian, Xiaojuan
    IEICE ELECTRONICS EXPRESS, 2024, 21 (03):
  • [45] Design and optimization of combinational digital circuits using modified evolutionary algorithm
    Slowik, A
    Bialko, M
    ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING - ICAISC 2004, 2004, 3070 : 468 - 473
  • [46] Design of Memristor-Based Combinational Logic Circuits
    Liu, Gongzhi
    Shen, Shuhang
    Jin, Peipei
    Wang, Guangyi
    Liang, Yan
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (12) : 5825 - 5846
  • [47] Reliability enhancement of digital combinational circuits based on evolutionary approach
    Mahdavi, S. J. Seyyed
    Mohammadi, K.
    MICROELECTRONICS RELIABILITY, 2010, 50 (03) : 415 - 423
  • [48] Design of Memristor-Based Combinational Logic Circuits
    Gongzhi Liu
    Shuhang Shen
    Peipei Jin
    Guangyi Wang
    Yan Liang
    Circuits, Systems, and Signal Processing, 2021, 40 : 5825 - 5846
  • [49] Design and Analysis of Memristor-based Combinational Circuits
    Singh, Anuradha
    IETE JOURNAL OF RESEARCH, 2020, 66 (02) : 182 - 191
  • [50] Design optimization of analog integrated circuits using simulation-based genetic algorithm
    Taherzadeh-Sani, M
    Lotfi, R
    Zare-Hoseini, H
    Shoaei, O
    SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 73 - 76
12345