Efficient simulation of on-chip RF components using model-reduction techniques

被引：0
|
作者：
Carleton Univ, Ottawa, Canada [1 ]
机构：
来源：
Proc IEEE Int Symp Circuits Syst | / II-81 - II-84期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Efficient simulation of on-chip RF components using model-reduction techniques
    Achar, R
    Nakhla, M
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 81 - 84
  • [2] On-chip RF isolation techniques
    Blalack, T
    Leclercq, Y
    Yue, CP
    PROCEEDINGS OF THE 2002 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2002, : 205 - 211
  • [3] APPLICATION OF MODEL-REDUCTION TECHNIQUES TO BUILDING ENERGY SIMULATION
    RABENSTEIN, R
    SOLAR ENERGY, 1994, 53 (03) : 289 - 299
  • [4] A unified approach for mixed EM and circuit simulation using model-reduction techniques
    Achar, R
    Kolbehdari, MA
    Nakhla, M
    1997 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS I-III: HIGH FREQUENCIES IN HIGH PLACES, 1997, : 1017 - 1020
  • [5] On-Chip Crosstalk Noise Reduction Model using interconnect optimization Techniques
    Hunagund, P. V.
    Kalpana, A. B.
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 87 - +
  • [6] MODEL-REDUCTION USING DYNAMIC AND ITERATED IRS TECHNIQUES
    FRISWELL, MI
    GARVEY, SD
    PENNY, JET
    JOURNAL OF SOUND AND VIBRATION, 1995, 186 (02) : 311 - 323
  • [7] Efficient sensitivity analysis of transmission-line networks using model-reduction techniques
    Khazaka, R
    Gunupudi, PK
    Nakhla, MS
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2000, 48 (12) : 2345 - 2351
  • [8] Suspended on-chip RF MEMS components fabricated using PolyMUMPs technology
    Fouladi, S.
    Bakri-Kassem, M.
    Mansour, R. R.
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2006, 31 (02): : 105 - 109
  • [9] On-chip testing techniques for RF wireless transceivers
    Valdes-Garcia, Alberto
    Silva-Martinez, Jose
    Sanchez-Sinencio, Edgar
    IEEE DESIGN & TEST OF COMPUTERS, 2006, 23 (04): : 268 - 277
  • [10] On-chip earthquake simulation model using potentials
    I. G. Georgoudas
    G. Ch. Sirakoulis
    E. M. Scordilis
    I. Th. Andreadis
    Natural Hazards, 2009, 50 : 519 - 537
12345