Fully integrated embedded DRAM technologies with high performance logic and commodity DRAM cells for system-on-a-chip

被引：0

作者：

Koike, H. ^{[1
]}

Takato, H. ^{[1
]}

Hiyama, K. ^{[1
]}

Yoshida, S. ^{[1
]}

Harakawa, H. ^{[1
]}

Kokubun, K. ^{[1
]}

Shimabukuro, T. ^{[1
]}

Kato, S. ^{[1
]}

Tamaoki, M. ^{[1
]}

Okano, H. ^{[1
]}

Sato, H. ^{[1
]}

Morimasa, Y. ^{[1
]}

Yamamoto, T. ^{[1
]}

Tanaka, M. ^{[1
]}

Kumagai, J. ^{[1
]}

et. al. ^{[1
]}

机构：

[1] Toshiba Corp, Yokohama, Japan

来源：

International Symposium on VLSI Technology, Systems, and Applications, Proceedings | 1999年

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：243 / 246

共 50 条

[41] High density and fully compatible embedded DRAM cell with 45nm MOS technology (CMOS6)
Sanuki, T
Sogo, Y
Oishi, A
Okayama, Y
Hasumi, R
Morimasa, Y
Kinoshita, T
Komoda, T
Tanaka, H
Hiyama, K
Komoguchi, T
Matsumoto, T
Oota, K
Yokoyama, T
Fukasaku, K
Katsumata, R
Kido, M
Tamura, M
Takegawa, Y
Yoshimura, H
Kasai, K
Ohno, K
Saito, M
Aochi, H
Iwai, M
Nagashima, N
Matsuoka, E
Okamoto, Y
Noguchi, T
[J]. 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 14 - 15
[42] Fully compatible integration of high density embedded DRAM with 65nm CMOS technology (CMOS5)
Matsubara, Y
Habu, M
Matsuda, S
Honda, K
Morifuji, E
Yoshida, T
Kokubun, K
Yasumoto, K
Sakurai, T
Suzuki, T
Yoshikawa, J
Takahashi, E
Hiyama, K
Kanda, M
Ishizuka, R
Moriuchi, M
Koga, H
Fukuzaki, Y
Sogo, Y
Takahashi, H
Nagashima, N
Okamoto, Y
Yamada, S
Noguchi, T
[J]. 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 423 - 426
[43] The Evolution of Dense Embedded Memory in High Performance Logic Technologies
Iyer, Subramanian S.
[J]. 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
[44] The hierarchical multi-bank DRAM: A high-performance architecture for memory integrated with processors
Yamauchi, T
Hammond, L
Olukotun, K
[J]. SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 303 - 319
[45] Experimental Demonstration of the High-Performance Floating-Body/Gate DRAM Cell for Embedded Memories
Wu, Qingqing
Chen, Jing
Lu, Zhichao
Zhou, Zhenming
Luo, Jiexin
Chai, Zhan
Yu, Tao
Qiu, Chao
Li, Le
Pang, Albert
Wang, Xi
Fossum, Jerry G.
[J]. IEEE ELECTRON DEVICE LETTERS, 2012, 33 (06) : 743 - 745
[46] Fully Integrated Low-Power Energy Harvesting System With Simplified Ripple Correlation Control for System-on-a-Chip Applications
Shim, Minseob
Jeong, Junwon
Maeng, Junyoung
Park, Inho
Kim, Chulwoo
[J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (05) : 4353 - 4361
[47] A 4-GHz clock system for a high-performance system-on-a-chip design
Ingino, JM
von Kaenel, VR
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (11) : 1693 - 1698
[48] Dynamically variable line-size cache exploiting high on-chip memory bandwidth of merged DRAM/Logic LSIs
Inoue, K
Kai, K
Murakami, K
[J]. FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1999, : 218 - 222
[49] High-speed/high-band width design methodologies for on chip DRAM core multimedia system LSIs
Tsuruda, T
Kobayashi, M
Tsukude, M
Yamagata, T
Arimoto, K
[J]. PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 265 - 268
[50] Embedded robotic solution: Integrating robotics interfaces with a high-level CPU in a System-on-a-Chip
Eibensteiner, Florian
Findenig, Rainer
Tossold, Juergen
Kubinger, Wilfried
Langer, Josef
Pfaff, Markus
[J]. COMPUTER AIDED SYSTEMS THEORY- EUROCAST 2007, 2007, 4739 : 1017 - +

← 1 2 3 4 5 →