Fully integrated embedded DRAM technologies with high performance logic and commodity DRAM cells for system-on-a-chip

被引：0

作者：

Koike, H. ^{[1
]}

Takato, H. ^{[1
]}

Hiyama, K. ^{[1
]}

Yoshida, S. ^{[1
]}

Harakawa, H. ^{[1
]}

Kokubun, K. ^{[1
]}

Shimabukuro, T. ^{[1
]}

Kato, S. ^{[1
]}

Tamaoki, M. ^{[1
]}

Okano, H. ^{[1
]}

Sato, H. ^{[1
]}

Morimasa, Y. ^{[1
]}

Yamamoto, T. ^{[1
]}

Tanaka, M. ^{[1
]}

Kumagai, J. ^{[1
]}

et. al. ^{[1
]}

机构：

[1] Toshiba Corp, Yokohama, Japan

来源：

International Symposium on VLSI Technology, Systems, and Applications, Proceedings | 1999年

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：243 / 246

共 50 条

[31] A cost effective embedded DRAM integration for high density memory and high performance logic using 0.15 μm technology node and beyond
Ha, D
Shin, D
Koh, GH
Lee, J
Lee, S
Ahn, YS
Jeong, H
Chung, T
Kim, K
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (07) : 1499 - 1506
[32] High density embedded DRAM technology with 0.38μm pitch in DRAM and 0.42μm pitch in LOGIC by W/polySi gate and Cu dual Damascene metallization
Takenaka, N
Segawa, M
Uehara, T
Akamatsu, S
Matsumoto, M
Kurimoto, K
Ueda, T
Watanabe, H
Matsutani, T
Yoneda, K
Koshio, A
Kato, Y
Inuishi, M
Oashi, T
Tsukamoto, K
Komori, S
Tomita, K
Inbe, T
Ohsaki, A
Hanawa, T
Sakamori, S
Shirahata, M
Tsuchimoto, J
Eimori, T
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 62 - 63
[33] High-performance embedded SOI DRAM architecture for the low-power supply
Yamauchi, T
Morisita, F
Maeda, S
Arimoto, K
Fujishima, K
Ozaki, H
Yoshihara, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (08) : 1169 - 1178
[34] High performance picture-in-picture (PiP) IC using embedded DRAM technology
Brett, M
Wendel, D
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (03) : 698 - 705
[35] MEDUSA: A Predictable and High-Performance DRAM Controller for Multicore based Embedded Systems
Valsan, Prathap Kumar
Yun, Heechul
2015 IEEE 3RD INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, NETWORKS, AND APPLICATIONS CPSNA 2015, 2015, : 86 - 93
[36] A single chip video coding system with embedded dram frame memory for stand-alone applications
Herrmann, K
Hilgenstock, J
Pirsch, P
ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 319 - 323
[37] A fabrication method for high performance embedded DRAM of 0.18um generation and beyond.
Yoshida, T
Takato, H
Sakurai, T
Kokubun, K
Hiyama, K
Nomachi, A
Takasu, Y
Kishida, M
Ohtsuka, H
Naruse, H
Morimasa, Y
Yanagiya, N
Hashimoto, T
Noguchi, T
Miyamae, T
Iwabuchi, N
Tanaka, M
Kumagai, J
Ishiuchi, H
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 61 - 64
[38] Integration of trench DRAM into a high-performance 0.18 μm logic technology with copper BEOL
Crowder, S
Hannon, R
Ho, H
Sinitsky, D
Wu, S
Winstel, K
Khan, B
Stiffler, SR
Iyer, SS
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 1017 - 1020
[39] Leveraging On-chip DRAM Stacking in an Embedded 3D Multi-Core DSP System
Zhang, Tao
Hsu, Po-Yang
Lo, Wei-Heng
Tseng, Shau-Yin
Wu, Yi-Ta
Liu, Chuan-Nan
Yeh, Jen-Chieh
Hwang, Tingting
Xie, Yuan
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[40] Proposal of a logic compatible merged-type gain cell for high-density embedded DRAM's
Mukai, M
Hayashi, Y
Komatsu, Y
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (06) : 1201 - 1206

← 1 2 3 4 5 →