Fully integrated embedded DRAM technologies with high performance logic and commodity DRAM cells for system-on-a-chip

被引：0

作者：

Koike, H. ^{[1
]}

Takato, H. ^{[1
]}

Hiyama, K. ^{[1
]}

Yoshida, S. ^{[1
]}

Harakawa, H. ^{[1
]}

Kokubun, K. ^{[1
]}

Shimabukuro, T. ^{[1
]}

Kato, S. ^{[1
]}

Tamaoki, M. ^{[1
]}

Okano, H. ^{[1
]}

Sato, H. ^{[1
]}

Morimasa, Y. ^{[1
]}

Yamamoto, T. ^{[1
]}

Tanaka, M. ^{[1
]}

Kumagai, J. ^{[1
]}

et. al. ^{[1
]}

机构：

[1] Toshiba Corp, Yokohama, Japan

来源：

International Symposium on VLSI Technology, Systems, and Applications, Proceedings | 1999年

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：243 / 246

共 50 条

[21] Memory organization of a single-chip video signal processing system with embedded DRAM
Hilgenstock, J
Herrmann, K
Pirsch, P
NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 42 - 45
[22] A fully integrated SOI RF MEMS technology for system-on-a-chip applications
Guan, LP
Sin, JKO
Liu, HT
Xiong, ZB
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (01) : 167 - 172
[23] Implementation of a multiprocessor system with distributed embedded DRAM on a large area integrated circuit
Herrmann, K
Moch, S
Hilgenstock, J
Pirsch, P
IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 105 - 113
[24] Device Equivalence of Logic Performance in 0.18 μm and extension to 0.13 μm embedded DRAM Technology
Chakravarti, SN
Weaver, R
Iyer, SSK
Hook, T
Sierakowski, A
Winstel, K
Spieck, J
Prakash, DP
Tian, XW
Robson, N
Wang, H
Stillman, W
Rice, J
Flietner, B
Jung, LT
Iyer, SS
2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 101 - 104
[25] Performance evaluation of a microprocessor with on-chip DRAM and high bandwidth internal bus
Iwata, S
Shimizu, T
Korematu, J
Dosaka, K
Tsubota, H
Saitoh, K
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 269 - 272
[26] Design and Analysis CMOS-Based DRAM Cell Structures for High-Performance Embedded System
Asthana, Prateek
Kushwaha, Ritesh Kumar
Sahu, Anil Kumar
Misra, Neeraj Kumar
MICRO AND NANOELECTRONICS DEVICES, CIRCUITS AND SYSTEMS, 2023, 904 : 295 - 303
[27] A 0.18μm high dynamic range NTSC/PAL imaging system-on-chip with embedded DRAM frame buffer
Bidermann, W
El Gamal, A
Ewedemi, S
Reyneri, J
Tian, H
Wile, D
Yang, D
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 212 - +
[28] A high performance 16 Mb DRAM using giga-bit technologies
Jeong, GT
Lee, KC
Ha, DW
Lee, KH
Kim, KH
Kim, IG
Kim, DH
Kim, K
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (11) : 2064 - 2069
[29] Enabling high-performance mixed-signal system-on-a-chip (SoC) in high performance logic CMOS technology
Franca-Neto, LM
Pardy, P
Ly, MP
Rangel, R
Suthar, S
Syed, T
Bloechel, B
Lee, S
Burnett, C
Cho, D
Kau, D
Fazio, A
Soumyanath, K
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 164 - 167
[30] Performance considerations in embedded DSP based system-on-a-chip designs.
Gupte, A
Mehendale, M
Ramamritham, R
Nair, D
VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 36 - 41

← 1 2 3 4 5 →