Fully integrated embedded DRAM technologies with high performance logic and commodity DRAM cells for system-on-a-chip

被引：0

作者：

Koike, H. ^{[1
]}

Takato, H. ^{[1
]}

Hiyama, K. ^{[1
]}

Yoshida, S. ^{[1
]}

Harakawa, H. ^{[1
]}

Kokubun, K. ^{[1
]}

Shimabukuro, T. ^{[1
]}

Kato, S. ^{[1
]}

Tamaoki, M. ^{[1
]}

Okano, H. ^{[1
]}

Sato, H. ^{[1
]}

Morimasa, Y. ^{[1
]}

Yamamoto, T. ^{[1
]}

Tanaka, M. ^{[1
]}

Kumagai, J. ^{[1
]}

et. al. ^{[1
]}

机构：

[1] Toshiba Corp, Yokohama, Japan

来源：

International Symposium on VLSI Technology, Systems, and Applications, Proceedings | 1999年

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：243 / 246

共 50 条

[1] A proven embedded DRAM compiler for deep submicron logic processes and System-on-a-Chip ASIC designs
Tsang, T
Rodriguez, B
Haag, G
Crafts, H
ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 199 - 203
[2] Embedded DRAM (eDRAM) power-energy estimation for system-on-a-chip (SoC) applications
Park, YH
Kook, JH
Yoo, HJ
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 625 - 630
[3] An embedded DRAM-FPGA chip with instantaneous logic reconfiguration
Motomura, M
Aimoto, Y
Shibayama, A
Yabe, Y
Yamashina, M
IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 264 - 266
[4] An embedded DRAM-FPGA chip with instantaneous logic reconfiguration
Motomura, M
Aimoto, Y
Shibayama, A
Yabe, Y
Yamashina, M
1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, : 55 - 56
[5] An embedded DRAM macro architecture for system-on-chip
Sunaga, T
Hosokawa, K
Watanabe, S
Mori, M
CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 131 - 134
[6] An embedded DRAM macro architecture for system-on-chip
Sunaga, Toshio
Hosokawa, Kohji
Watanabe, Shinpei
Mori, Masaya
Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 131 - 134
[7] A single chip multiprocessor integrated with high density DRAM
Yamauchi, T
Hammond, L
Olukotun, OA
Arimoto, K
IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (08) : 1567 - 1577
[8] Single chip multiprocessor integrated with high density DRAM
Mitsubishi Electric Corp, Itami-shi, Japan
IEICE Trans Electron, 8 (1567-1577):
[9] Development of a high bandwidth merged logic/DRAM multimedia chip
Luk, WK
Katayama, Y
Hwang, W
Wordeman, M
Kirihata, T
Satoh, A
Munetoh, S
Wong, H
ElKareh, B
Xiao, P
Joshi, R
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 279 - 285
[10] Fully Depleted Double-Gate 1T-DRAM Cell with NVM Function for High Performance and High Density Embedded DRAM
Park, Ki-Heung
Kim, Young Min
Kwon, Hyuck-In
Kong, Seong Ho
Lee, Jong-Ho
2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 32 - +

← 1 2 3 4 5 →