CMOS sensors for on-line thermal monitoring of VLSI circuits

被引:0
|
作者
Technical Univ of Budapest, Budapest, Hungary [1 ]
机构
来源
关键词
CMOS integrated circuits - Integrated circuit testing - Temperature measurement - Thermal effects - VLSI circuits;
D O I
暂无
中图分类号
学科分类号
摘要
The paper presents appropriate sensors for the realization of the design principle of design for thermal testability (DfTT). After a short overview of the available CMOS temperature sensors, a new family of temperature sensors will be presented, developed by the authors especially for the purpose of thermal monitoring of VLSI chips. These sensors are characterized by the very low silicon area of about 0.003-0.02 mm2 and the low power consumption (200 μW). The accuracy is in the order of 1 °C. Using the frequency-output versions an easy interfacing of digital test circuitry is assured. They can be very easily incorporated into the usual test circuitry, via the boundary-scan architecture. The paper presents measured results obtained by the experimental circuits. The facilities provided by the sensor connected to the boundary-scan test circuitry are also demonstrated experimentally.
引用
收藏
相关论文
共 50 条
  • [21] EFFICIENT TESTS FOR CMOS VLSI CIRCUITS
    RADHAKRISHNAN, D
    LAI, CM
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 71 (01) : 29 - 43
  • [22] On-line Monitoring of Ballast Resistance of Jointless Track Circuits
    Zhao L.
    Liu C.
    Ran Y.
    Ran, Yikui (ranyikui@huawei.com), 1600, Science Press (39): : 101 - 106
  • [24] Fiberoptical sensors for on-line monitoring of moisture in concrete structures
    Wiese, S
    Kowalsky, W
    Wichern, J
    Grahn, W
    STRUCTURAL HEALTH MONTORING 2000, 1999, : 643 - 650
  • [25] An efficient monitoring concept with control charts for on-line sensors
    Thomann, M
    Rieger, L
    Frommhold, S
    Siegrist, H
    Gujer, W
    WATER SCIENCE AND TECHNOLOGY, 2002, 46 (4-5) : 107 - 116
  • [26] Morphology and rheology sensors for in-line and on-line microstructure monitoring in compounding
    Esseghir, M
    Yu, DW
    Gogos, CG
    Todd, DB
    ANTEC '96: PLASTICS - RACING INTO THE FUTURE, VOLS I-III: VOL I: PROCESSING; VOL II: MATERIALS; VOL III: SPACIAL AREAS, 1996, 42 : 3556 - 3560
  • [27] Delay analysis of UDSM CMOS VLSI circuits
    Samanta, Jagannath
    De, Bishnu Prasad
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 135 - 143
  • [28] Interconnect coupling noise in CMOS VLSI circuits
    Tang, Kevin T.
    Friedman, Eby G.
    Proceedings of the International Symposium on Physical Design, 1999, : 48 - 53
  • [29] A design reliability methodology for CMOS VLSI circuits
    Oshiro, L
    Radojcic, R
    1995 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 1996, : 34 - 39
  • [30] A novel delay model of CMOS VLSI circuits
    Chang, Jian
    Johnson, Louis G.
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 481 - +