Completeness of logical functions realized by asynchronous sequential circuits

被引:0
|
作者
Sato, Hisashi [1 ]
Nozaki, Akihiro [1 ]
Pogosyan, Grant [1 ]
机构
[1] Saitama Univ, Japan
关键词
3;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:164 / 171
相关论文
共 50 条
  • [41] Completeness and normal form of multi-valued logical functions
    Cheng, Daizhan
    Liu, Zequn
    Qi, Hongsheng
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2020, 357 (14): : 9871 - 9884
  • [42] 1 METHOD FOR TESTING COMPLETENESS OF SYSTEMS O LOGICAL FUNCTIONS
    MOXHAROV, RV
    AUTOMATION AND REMOTE CONTROL, 1965, 26 (09) : 1592 - &
  • [43] AUTOMATING THE DESIGN OF ASYNCHRONOUS SEQUENTIAL LOGIC-CIRCUITS
    WU, SF
    FISHER, PD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 364 - 370
  • [44] DESIGN OF A SEQUENTIAL TEST FOR A MULTIPLE FAULT IN ASYNCHRONOUS CIRCUITS
    PLITMAN, AD
    AUTOMATION AND REMOTE CONTROL, 1974, 35 (07) : 1123 - 1131
  • [45] PASS-TRANSISTOR ASYNCHRONOUS SEQUENTIAL-CIRCUITS
    WHITAKER, SR
    MAKI, GK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (01) : 71 - 78
  • [46] Race simulation CAD tool for asynchronous sequential circuits
    Wong, EMC
    Tan, LC
    Pek, SK
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 343 - 346
  • [47] FAULT EFFECTS IN ASYNCHRONOUS SEQUENTIAL LOGIC-CIRCUITS
    SHIEH, MD
    WEY, CL
    FISHER, PD
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (06): : 327 - 332
  • [48] AVOIDANCE AND ELIMINATION OF FUNCTION HAZARDS IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
    HACKBART, RR
    DIETMEYER, DL
    IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (02) : 184 - +
  • [49] REALIZATION OF SELF-TESTING ASYNCHRONOUS SEQUENTIAL CIRCUITS
    GEFFROY, JC
    COURVOIS.M
    DIAZ, M
    REVUE FRANCAISE D AUTOMATIQUE INFORMATIQUE RECHERCHE OPERATIONNELLE, 1973, 7 (NOV): : 75 - 92
  • [50] Automatic Addition of Reset in Asynchronous Sequential Control Circuits
    Vij, Vikas S.
    Stevens, Kenneth S.
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 374 - 379