Completeness of logical functions realized by asynchronous sequential circuits

被引：0

|

作者：

Sato, Hisashi ^{[1
]}

Nozaki, Akihiro ^{[1
]}

Pogosyan, Grant ^{[1
]}

机构：

[1] Saitama Univ, Japan

来源：

Journal of information processing | 1991年 / 14卷 / 02期

关键词：

3;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

页码：164 / 171

相关论文

共 50 条

[1] On multiple-valued logical functions realized by asynchronous sequential circuits
Sato, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (04) : 513 - 519
[2] ITERATIVELY REALIZED SEQUENTIAL CIRCUITS
ARNOLD, TF
TAN, CJ
NEWBORN, MM
IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (01) : 54 - &
[3] MODELS OF ASYNCHRONOUS LOGICAL CIRCUITS AND DELAYS
CHEBOTAREV, AN
CYBERNETICS, 1983, 19 (04): : 475 - 482
[4] ENCODING OF ASYNCHRONOUS SEQUENTIAL CIRCUITS
HAZELTINE, B
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (05): : 727 - +
[5] ASYNCHRONOUS SEQUENTIAL CIRCUITS WITH FEEDBACK
SINGH, S
IEEE TRANSACTIONS ON COMPUTERS, 1969, C 18 (05) : 440 - +
[6] DEFINITE ASYNCHRONOUS SEQUENTIAL CIRCUITS
BRZOZOWSKI, JA
SINGH, S
IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (01) : 18 - +
[7] SAFE ASYNCHRONOUS SEQUENTIAL CIRCUITS
WICKERSHAM, RS
MAKI, GK
IEEE TRANSACTIONS ON COMPUTERS, 1974, C 23 (05) : 494 - 500
[8] Evolution of asynchronous sequential circuits
Shanthi, AP
Singaram, LK
Parthasarathi, R
2005 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE (EH-2005), PROCEEDINGS, 2005, : 93 - 96
[9] FEEDBACK IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
FRIEDMAN, AD
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (05): : 740 - +
[10] HAZARDS IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
MEISEL, WS
KASHEF, RS
IEEE TRANSACTIONS ON COMPUTERS, 1969, C 18 (08) : 752 - &

← 1 2 3 4 5 →