HIGH-SPEED LOW-POWER CMOS STATIC RAMs.

被引：0
|
作者：
Yasui, Tokumasa
Matsuhara, Toshiaki
Minato, Osamu
机构：
来源：
Hitachi Review | 1980年 / 29卷 / 03期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
DATA STORAGE, SEMICONDUCTOR
引用
收藏
页码：109 / 114
相关论文
共 50 条
  • [31] A Low-Power Column-Parallel ADC for High-Speed CMOS Image
    Han Ye
    Li Quanliang
    Shi Cong
    Liu Liyuan
    Wu Nanjian
    INTERNATIONAL SYMPOSIUM ON PHOTOELECTRONIC DETECTION AND IMAGING 2013: IMAGING SENSORS AND APPLICATIONS, 2013, 8908
  • [32] A Novel Low-Power and High-Speed Dynamic CMOS Logic Circuit Technique
    Sharroush, Sherif M.
    Abdalla, Yasser S.
    Dessouki, Ahmed A.
    El-Badawy, El-Sayed A.
    NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 606 - 613
  • [33] A CMOS low-power, high-speed, asynchronous comparator for synchronous rectification applications
    Levy, G
    Piovaccari, A
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 541 - 544
  • [34] BANDWIDTH OPTIMIZATION OF A LOW-POWER, HIGH-SPEED CMOS CURRENT OP AMP
    BRUUN, E
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1995, 7 (01) : 11 - 19
  • [35] HIGH-SPEED, LOW-POWER, IMPLANTED-BURIED-OXIDE CMOS CIRCUITS
    COLINGE, JP
    HASHIMOTO, K
    KAMINS, T
    CHIANG, SY
    LIU, ED
    PENG, SS
    RISSMAN, P
    IEEE ELECTRON DEVICE LETTERS, 1986, 7 (05) : 279 - 281
  • [36] High-speed low-power CMOS pipelined analog-to-digital converter
    Ju, RA
    Lee, DH
    Yu, SD
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (06) : 981 - 986
  • [37] A HIGH-SPEED, LOW-POWER BURIED-OXIDE SOI CMOS TECHNOLOGY
    COLINGE, JP
    KAMINS, TI
    CHIANG, SY
    LIU, D
    PENG, S
    RISSMAN, P
    HASHIMOTO, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) : 1842 - 1842
  • [38] A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator
    Jeon, HeungJun
    Kim, Yong-Bin
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 70 (03) : 337 - 346
  • [39] A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator
    HeungJun Jeon
    Yong-Bin Kim
    Analog Integrated Circuits and Signal Processing, 2012, 70 : 337 - 346
  • [40] High speed, low-power CMOS voltage buffers
    Neag, M
    McCarthy, O
    CAS'98 PROCEEDINGS - 1998 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 21ST EDITION, VOLS 1 AND 2, 1998, : 175 - 180
12345