METHODOLOGY FOR WORST-CASE ANALYSIS OF INTEGRATED CIRCUITS.

被引:0
|
作者
Nassif, Sani R. [1 ]
Strojwas, Andrzej J. [1 ]
Director, Stephen W. [1 ]
机构
[1] Carnegie-Mellon Univ, Pittsburgh,, PA, USA, Carnegie-Mellon Univ, Pittsburgh, PA, USA
来源
| 1600年 / CAD-5期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
INTEGRATED CIRCUITS
引用
收藏
相关论文
共 50 条
  • [1] A METHODOLOGY FOR WORST-CASE ANALYSIS OF INTEGRATED-CIRCUITS
    NASSIF, SR
    STROJWAS, AJ
    DIRECTOR, SW
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (01) : 104 - 113
  • [2] On the Realistic Worst-Case Analysis of Quantum Arithmetic Circuits
    Paler A.
    Oumarou O.
    Basmadjian R.
    IEEE Transactions on Quantum Engineering, 2022, 3
  • [3] Worst-case analysis
    EDN, 13 (24):
  • [4] Worst-case analysis
    Mancini, R
    EDN, 1999, 44 (13) : 24 - 24
  • [5] Efficient Design-Specific Worst-Case Corner Extraction for Integrated Circuits
    Zhang, Hong
    Chen, Tsung-Hao
    Ting, Ming-Yuan
    Li, Xin
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 386 - +
  • [6] WORST-CASE CONSIDERATIONS IN DESIGNING LOGICAL CIRCUITS
    BONGENAAR, W
    DETROYE, NC
    IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (04): : 590 - +
  • [7] Worst-case tolerance analysis of linear DC and AC electric circuits
    Kolev, L
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2002, 49 (12): : 1693 - 1701
  • [8] Worst-case analysis of linear analog circuits using sensitivity bands
    Tian, MW
    Shi, CJR
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E110 - E113
  • [9] TRUE WORST-CASE ANALYSIS OF LINEAR ELECTRICAL CIRCUITS BY INTERVAL ARITHMETIC
    SKELBOE, S
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (10): : 874 - 879
  • [10] Beyond Worst-Case Analysis
    Roughgarden, Tim
    COMMUNICATIONS OF THE ACM, 2019, 62 (03) : 88 - 96