GaAs source-coupled differential FET logic IC's electrical characteristics and logic abilities

被引：0
|
作者：
Pripistsov, S.S.
Shagurin, I.I.
机构：
来源：
Atomnaya Energiya | 1992年 / 9-10期
关键词：
Digital integrated circuits - Electronics industry - Logic circuits - Logic gates - Microelectronics;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The source-bounded logic (SBL) at gallium arsenide provides extremely high response time, immunity to threshold voltage changes and logical flexibility. In the work the basic electrical and operation characteristics of logical SBL units having paraphase control (SBPL) are considered. The estimations of SBPL scheme parameters and recommendations for their using are given. The characteristics of multi-layer schemes are considered and complete operating library of two-layer SBPL schemes.
引用
收藏
页码：11 / 19
相关论文
共 50 条
  • [21] Current mode BiCMOS folded source-coupled logic circuits
    Kundan, J
    Hasan, SMR
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1880 - 1883
  • [22] Positive-feedback source-coupled logic: A delay model
    Alioto, M
    Fort, A
    Pancioni, L
    Rocchi, S
    Vignoli, V
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 641 - 644
  • [23] Leakage Current Reduction Using Subthreshold Source-Coupled Logic
    Tajalli, Armin
    Leblebici, Yusuf
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (05) : 374 - 378
  • [24] LEVEL SHIFT CIRCUITS FOR GaAs LOW POWER SOURCE COUPLED FET LOGIC.
    Ohhata, Masanobu
    Takada, Tohru
    Ino, Masayuki
    Ida, Masao
    Transactions of the Institute of Electronics, Information and Communication Engineers, Section E (, 1987, E70 (04): : 224 - 226
  • [25] A SOURCE COUPLED FET LOGIC - A NEW CURRENT-MODE APPROACH TO GAAS LOGICS
    KATSU, S
    NAMBU, S
    SHIMANO, A
    KANO, G
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (06) : 1114 - 1118
  • [26] ENHANCEMENT SOURCE-COUPLED LOGIC FOR MIXED-MODE VLSI CIRCUITS
    MALEKI, M
    KIAEI, S
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (06): : 399 - 402
  • [27] SYNTHESIS TECHNIQUES FOR CMOS FOLDED SOURCE-COUPLED LOGIC-CIRCUITS
    MASKAI, SR
    KIAEI, S
    ALLSTOT, DJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (08) : 1157 - 1167
  • [28] Dynamic positive feedback source-coupled logic (D-PFSCL)
    Gupta, Kirti
    Pandey, Neeta
    Gupta, Maneesha
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (10) : 1626 - 1638
  • [29] Fully source-coupled logic based multiple-valued VLSI
    Ike, T
    Hanyu, T
    Kameyama, M
    ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 270 - 275
  • [30] SOURCE COUPLED FET LOGIC--A NEW CURRENT-MODE APPROACH TO GAAS LOGICS.
    Katsu, Shin'ichi
    Nambu, Shutaro
    Shimano, Akio
    Kano, Gota
    IEEE Transactions on Electron Devices, 1985, ED-32 (06) : 1114 - 1118
12345