GaAs source-coupled differential FET logic IC's electrical characteristics and logic abilities

被引：0
|
作者：
Pripistsov, S.S.
Shagurin, I.I.
机构：
来源：
Atomnaya Energiya | 1992年 / 9-10期
关键词：
Digital integrated circuits - Electronics industry - Logic circuits - Logic gates - Microelectronics;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The source-bounded logic (SBL) at gallium arsenide provides extremely high response time, immunity to threshold voltage changes and logical flexibility. In the work the basic electrical and operation characteristics of logical SBL units having paraphase control (SBPL) are considered. The estimations of SBPL scheme parameters and recommendations for their using are given. The characteristics of multi-layer schemes are considered and complete operating library of two-layer SBPL schemes.
引用
收藏
页码：11 / 19
相关论文
共 50 条
  • [1] PERFORMANCE OF SOURCE-COUPLED FET LOGIC CIRCUITS THAT USE GAAS MESFET'S.
    Vu, Tho T.
    Peczalski, Andrzej
    Lee, Kang W.
    Conger, Jeff
    IEEE Journal of Solid-State Circuits, 1987, 23 (01)
  • [2] ANALYSIS OF HIGH-SPEED GAAS SOURCE-COUPLED FET LOGIC-CIRCUITS
    IDDA, M
    TAKADA, T
    SUDO, T
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1984, 32 (01) : 5 - 10
  • [3] THE PERFORMANCE OF SOURCE-COUPLED FET LOGIC-CIRCUITS THAT USE GAAS-MESFETS
    VU, TT
    PECZALSKI, A
    LEE, KW
    CONGER, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 267 - 279
  • [4] A 1GHZ 50MW GAAS DUAL MODULUS DIVIDER IC USING SOURCE-COUPLED FET LOGIC
    SHIMIZU, S
    KAMATANI, Y
    TOYODA, N
    KANAZAWA, K
    MOCHIZUKI, M
    TERADA, T
    HOJO, A
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 52 - &
  • [5] 11-GHZ GAAS FREQUENCY DIVIDER USING SOURCE-COUPLED FET LOGIC.
    Takada, Tohru
    Kato, Naoki
    Ida, Masao
    Electron device letters, 1986, EDL-7 (01): : 47 - 48
  • [6] AN 11-GHZ GAAS FREQUENCY-DIVIDER USING SOURCE-COUPLED FET LOGIC
    TAKADA, T
    KATO, N
    IDA, M
    IEEE ELECTRON DEVICE LETTERS, 1986, 7 (01) : 47 - 48
  • [7] AN ANALYTICAL DELAY EXPRESSION FOR SOURCE-COUPLED FET LOGIC (SCFL) INVERTERS
    SANO, E
    MURATA, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (04) : 785 - 786
  • [8] Design of quaternary logic circuits based on source-coupled logic
    吴海霞
    屈晓楠
    蔡起龙
    夏乾斌
    仲顺安
    Journal of Beijing Institute of Technology, 2013, 22 (01) : 49 - 54
  • [9] Modelling of source-coupled logic gates
    Alioto, M
    Palumbo, G
    Pennisi, S
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2002, 30 (04) : 459 - 477
  • [10] Testability aspects of folded source-coupled logic
    Gonzalez, JL
    Rubio, A
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1997, 144 (06): : 361 - 366
12345