FORMATION OF A TiSi2/n + POLY-Si LAYER BY RAPID LAMP HEATING AND ITS APPLICATION TO MOS DEVICES.

被引:0
|
作者
Yachi, T. [1 ]
机构
[1] NTT, Musashino Electrical, Communication Lab, Tokyo, Jpn, NTT, Musashino Electrical Communication Lab, Tokyo, Jpn
来源
Electron device letters | 1984年 / EDL-5卷 / 07期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
11
引用
收藏
页码:217 / 220
相关论文
共 50 条
  • [41] Self-aligned rapid thermal nitridation of TiSi2 in NH3 ambient as a diffusion barrier layer for selective CVD-Al contact plug formation
    Sinriki, Hiroshi
    Komiya, Takayuki
    Takeyasu, Nobuyuki
    Ohta, Tomohiro
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1995, 34 (2 B): : 992 - 996
  • [42] SELF-ALIGNED RAPID THERMAL NITRIDATION OF TISI2 IN NH3 AMBIENT AS A DIFFUSION BARRIER LAYER FOR SELECTIVE CVD-AL CONTACT PLUG FORMATION
    SINRIKI, H
    KOMIYA, T
    TAKEYASU, N
    OHTA, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1995, 34 (2B): : 992 - 996
  • [43] SHALLOW BORON-DOPED LAYER FORMATION BY BORON-DIFFUSION FROM POLY-SI THROUGH THIN SIO2
    MIYAKE, M
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1994, 141 (06) : 1702 - 1708
  • [44] Verification of Fowler-Nordheim electron tunneling mechanism in Ni/SiO2/n-4H SiC and n+ poly-Si/SiO2/n-4H SiC MOS devices by different models
    Kodigala, Subba Ramaiah
    PHYSICA B-CONDENSED MATTER, 2016, 500 : 35 - 43
  • [45] MOS devices with high quality ultra thin CVD ZrO2 Gate dielectrics and self-aligned TaN and TaN/poly-Si gate electrodes
    Lee, CH
    Kim, YH
    Luan, HF
    Lee, SJ
    Jeon, TS
    Bai, WP
    Kwong, DL
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 137 - 138
  • [46] Improving reliability of poly-Si TFTs with channel layer and gate oxide passivated by NH3/N2O plasma
    Zeng, XB
    Sun, XW
    Li, JF
    Sin, JKO
    MICROELECTRONICS RELIABILITY, 2004, 44 (03) : 435 - 442
  • [47] Improved programming and erasing speeds of poly-Si flash memory device by HfO2/Si3N4 bandgap-engineered trapping layer
    Chen, Chun-Yuan
    Chang-Liao, Kuei-Shu
    Ho, Hao-Wei
    Wang, Tien-Ko
    MICROELECTRONIC ENGINEERING, 2013, 109 : 17 - 20
  • [48] STUDY OF SIO2/SI INTERFACE STATES IN MOS DEVICES BY SURFACE-CHARGE SPECTROSCOPY - APPLICATION TO RAPID THERMAL NITRIDATION OF SILICON
    ERMOLIEFF, A
    DELEONIBUS, S
    MARTHON, S
    BLANCHARD, B
    PIAGUET, J
    JOURNAL OF ELECTRON SPECTROSCOPY AND RELATED PHENOMENA, 1994, 67 (03) : 409 - 416
  • [49] The effects of preoxidation by N2O plasma on the silicon dioxide as a gate insulator of poly-Si thin film transistor on a flexible substrate application
    Park, Joong-Hyun
    Han, Sang-Myeon
    Park, Sang-Geun
    Choi, Sung-Hwan
    Lee, Woo-Chul
    Jung, Ji-Sim
    Kwon, Jang-Yeon
    Han, Min-Koo
    IDW '06: PROCEEDINGS OF THE 13TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2006, : 743 - +
  • [50] Spontaneous formation of Ge nanocrystals with the capping layer of Si3N4 by N2+ implantation and rapid thermal annealing
    Jung, Min-Cherl
    Lee, Young Mi
    Shin, Hyun-Joon
    Kwon, Deok-Hwang
    Kim, Miyoung
    Ke, Changhun
    Han, Moonsup
    Park, Yongsup
    THIN SOLID FILMS, 2010, 518 (21) : 6010 - 6014