FORMATION OF A TiSi2/n + POLY-Si LAYER BY RAPID LAMP HEATING AND ITS APPLICATION TO MOS DEVICES.

被引：0
|
作者：
Yachi, T. [1 ]
机构：
[1] NTT, Musashino Electrical, Communication Lab, Tokyo, Jpn, NTT, Musashino Electrical Communication Lab, Tokyo, Jpn
来源：
Electron device letters | 1984年 / EDL-5卷 / 07期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
11
引用
收藏
页码：217 / 220
相关论文
共 50 条
  • [31] Atomic layer etching of Si3N4 with high selectivity to SiO2 and poly-Si
    Miyoshi, Nobuya
    Shinoda, Kazunori
    Kobayashi, Hiroyuki
    Kurihara, Masaru
    Kouzuma, Yutaka
    Izawa, Masaru
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2021, 39 (05):
  • [32] Effect of SiO2 tunnel layer processes on the characteristics of MONOS charge trap devices with poly-Si channels
    Na, Heedo
    Oh, Jinho
    Lee, Kyumin
    Kim, Jonggi
    Lee, Sunghoon
    Lim, Dong Hyeok
    Cho, Mann-Ho
    Sohn, Hyunchul
    MICROELECTRONIC ENGINEERING, 2013, 110 : 6 - 11
  • [33] Intrinsic Poly-Si layer thickness: Its role in pinhole contact formation and interface passivation in poly-silicon on oxide solar cells
    Choi, Dongjin
    Lee, Haejung
    Kang, Dongkyun
    Song, Hoyoung
    Sim, Myeongseob
    Lee, Yerin
    Choe, Youngho
    Kang, Yoonmook
    Kim, Donghwan
    Lee, Hae-Seok
    SOLAR ENERGY MATERIALS AND SOLAR CELLS, 2025, 279
  • [34] Characterization of TiN/TiSi2 bilayer formed by sputter deposition from a TiN0.4 alloy target and subsequent lamp annealing and its application to a contact system
    Nakamura, H
    Fushimi, K
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1996, 79 (01): : 101 - 109
  • [35] Effects of HfO2/SiON/SiN stacked trapping layer on operation characteristics of poly-Si flash memory devices
    Fang, Hsin-Kai
    Chang-Liao, Kuei-Shu
    Chen, Chun-Yuan
    Ho, Hao-Wei
    MICROELECTRONIC ENGINEERING, 2015, 138 : 107 - 110
  • [36] Reaction barrier formation of W/poly-Si gate by NH3 rapid thermal annealing applicable to 0.15 μm CMOS devices
    Han, CH
    Sohn, DK
    Park, JS
    Bae, JU
    Lee, J
    Park, MS
    Oh, JH
    Park, JW
    PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 67 - 69
  • [37] FORMATION OF SELF-ALIGNED TISI2 P+-N JUNCTIONS BY IMPLANTING BF2+ IONS THROUGH THIN TI OR SIO2 FILM ON SI SUBSTRATE RAPID THERMAL ANNEALING
    JUANG, MH
    CHENG, HC
    SOLID-STATE ELECTRONICS, 1992, 35 (10) : 1529 - 1534
  • [38] Variation of poly-Si grain structures under thermal annealing and its effect on the performance of TiN/Al2O3/Si3N4/SiO2/poly-Si capacitors
    Hong, Suk Bum
    Park, Ju Hyun
    Lee, Tae Ho
    Lim, Jun Hee
    Shin, Changhwan
    Park, Young Woo
    Kim, Tae Geun
    APPLIED SURFACE SCIENCE, 2019, 477 : 104 - 110
  • [39] BARRIER HEIGHT AND ITS INSTABILITY IN Al-ULTRATHIN SiO2-n/p-Si DEVICES.
    Sharma, K.K.
    Srivastava, G.P.
    Physica Status Solidi (A) Applied Research, 1985, 89 (01): : 403 - 413
  • [40] Electron thermometry for Si MOS inversion layer using proximity nano-transistor and its application to Joule-heating experiment
    Nayem, Hossain Md
    Hori, Masahiro
    Nishiguchi, Katsuhiko
    Ono, Yukinori
    APPLIED PHYSICS LETTERS, 2025, 126 (08)
12345