FORMATION OF A TiSi2/n + POLY-Si LAYER BY RAPID LAMP HEATING AND ITS APPLICATION TO MOS DEVICES.

被引:0
|
作者
Yachi, T. [1 ]
机构
[1] NTT, Musashino Electrical, Communication Lab, Tokyo, Jpn, NTT, Musashino Electrical Communication Lab, Tokyo, Jpn
来源
Electron device letters | 1984年 / EDL-5卷 / 07期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
11
引用
收藏
页码:217 / 220
相关论文
共 50 条
  • [2] FORMATION OF COSI2 AND TISI2 ON NARROW POLY-SI LINES
    NORSTROM, H
    MAEX, K
    ROMANORODRIGUEZ, A
    VANHELLEMONT, J
    VANDENHOVE, L
    MICROELECTRONIC ENGINEERING, 1991, 14 (3-4) : 327 - 339
  • [3] THERMAL-DEGRADATION OF TISI2/POLY-SI GATES
    NYGREN, S
    NORSTROM, H
    OSTLING, M
    CHATFIELD, C
    RYDEN, KH
    BUCHTA, R
    PETERSSON, CS
    VIDE-SCIENCE TECHNIQUE ET APPLICATIONS, 1987, 42 (236): : 179 - 181
  • [4] THERMAL-DEGRADATION OF TISI2/POLY-SI GATE ELECTRODES
    NYGREN, S
    OSTLING, M
    PETERSSON, CS
    NORSTROM, H
    RYDEN, KH
    BUCHTA, R
    CHATFIELD, C
    THIN SOLID FILMS, 1989, 168 (02) : 325 - 334
  • [5] Impact of Ge implantation on the electrical characteristics of TiSi2 p(+)/n shallow junctions with an alpha-Si (or a poly-Si) buffer layer
    Huang, CT
    Lei, TF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (04) : 601 - 606
  • [6] DISINTEGRATION OF TISI2 ON NARROW POLY-SI LINES AT HIGH-TEMPERATURES
    NORSTROM, H
    MAEX, K
    VANDENABEELE, P
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1990, 8 (06): : 1223 - 1231
  • [7] DRY ETCHING OF TiSi2/POLY Si DOUBLE LAYER.
    Valyi, G.
    Szabo, I.
    Schiller, V.
    Sandor, S.
    Andrasi, M.
    Vide, les Couches Minces, 1985, (229):
  • [8] Dopants (P, As and B) in poly-Si/TiSi2 system: Redistribution and activation.
    Kalnitsky, A
    Hurley, P
    Lepert, A
    PROCEEDINGS OF THE FOURTH INTERNATIONAL SYMPOSIUM ON PROCESS PHYSICS AND MODELING IN SEMICONDUCTOR TECHNOLOGY, 1996, 96 (04): : 85 - 91
  • [9] 高温工艺对TiSi2/n+-Poly-Si复合栅MOS电容特性及TiSi2膜性质的影响
    陶江
    武国英
    张国炳
    陈文茹
    王阳元
    半导体学报, 1991, (06) : 367 - 372+390
  • [10] COMPOSITE TISI2/N+ POLY-SI LOW-RESISTIVITY GATE ELECTRODE AND INTERCONNECT FOR VLSI DEVICE TECHNOLOGY
    WANG, KL
    HOLLOWAY, TC
    PINIZZOTTO, RF
    SOBCZAK, ZP
    HUNTER, WR
    TASCH, AF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (04) : 547 - 553