Performance model of processor-memory interconnections for multiprocessors

被引：0
|
作者：
Wang, J.
Chen, S.-S.
机构：
来源：
Proceedings of the ISMM International Symposium Computer Applications in Design, Simulation and Analysis | 1991年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A BUTTERFLY PROCESSOR-MEMORY INTERCONNECTION FOR A VECTOR PROCESSING ENVIRONMENT
    BROOKS, ED
    PARALLEL COMPUTING, 1987, 4 (01) : 103 - 110
  • [22] PERFORMANCE OF MULTIPLE-BUS INTERCONNECTIONS FOR MULTIPROCESSORS
    YANG, Q
    BHUYAN, LN
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1990, 8 (03) : 267 - 273
  • [23] A Survey on Side Channel Attacks in Processor-Memory Chip Stack
    Khoshavi, Navid
    Francois, William
    Maghsoudloo, Mohammad
    Jaimes, Luis
    Sargolzaei, Arman
    2019 IEEE SOUTHEASTCON, 2019,
  • [24] Performance analysis of cluster bus interconnections for multiprocessors
    Lu, Zai-Qi
    Fu, Qiang
    Zhuang, Zhao-Wen
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2002, 24 (02):
  • [25] TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory
    Park, Jaehyun
    Kim, Byeongho
    Yun, Sungmin
    Lee, Eojin
    Rhu, Minsoo
    Ahn, Jung Ho
    PROCEEDINGS OF 54TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2021, 2021, : 268 - 281
  • [26] A Holistic Energy-Efficient Approach for a Processor-Memory System
    Feihao Wu
    Juan Chen
    Yong Dong
    Wenxu Zheng
    Xiaodong Pan
    Yuan Yuan
    Zhixin Ou
    Yuyang Sun
    Tsinghua Science and Technology, 2019, (04) : 468 - 483
  • [27] MODELLING JITTER IN WIRELESS CHANNEL CREATED BY PROCESSOR-MEMORY ACTIVITY
    Yilmaz, Baki Berkay
    Zajic, Alenka
    Prvulovic, Milos
    2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2018, : 2037 - 2041
  • [28] Randomizing Packet Memory Networks for Low-latency Processor-memory Communication
    Fujiki, Daichi
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Amano, Hideharu
    2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 168 - 175
  • [29] A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy
    Loi, Gian Luca
    Agrawal, Banit
    Srivastava, Navin
    Lin, Sheng-Chih
    Sherwood, Timothy
    Banerjee, Kaustav
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 991 - +
  • [30] Designing Processor-Memory Interfaces with Monolithically Integrated Silicon-photonics
    Sun, Chen
    Chen, Yu-Hsin
    Stojanovic, Vladimir
    2013 CONFERENCE ON LASERS AND ELECTRO-OPTICS PACIFIC RIM (CLEO-PR), 2013,
12345