MODELS OF CONFLICTS IN MEMORY OF MULTIPROCESSOR SYSTEMS.

被引：0

作者：

Kagan, B.M.

Kreinin, A.Ya.

机构：

来源：

Automatic Control and Computer Sciences | 1982年 / 16卷 / 02期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：49 / 54

共 50 条

[41] Performance evaluation of distributed memory multiprocessor systems
Benazzouz, D
INTELLIGENT AUTOMATION AND SOFT COMPUTING, 2001, 7 (02): : 89 - 95
[42] Energy Estimation of the Memory Subsystem in Multiprocessor Systems
Weglarz, Eric F.
Saluja, Kewal K.
Lipasti, Mikko H.
JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (03) : 325 - 332
[43] ANALYZING HARDWARE CONFLICTS IN MULTIPROCESSOR SYSTEMS WITH A MULTIPLE-BUS INTERFACE
ABYSHKIN, VA
BASHARIN, GP
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1989, (04): : 75 - 80
[44] TASK SCHEDULING ALGORITHMS FOR MULTIPROCESSOR REAL-TIME CONTROL SYSTEMS.
Kai, Munenori
Kasahara, Hironori
Narita, Seinosuke
Ukaji, Hitoshi
Electrical Engineering in Japan (English translation of Denki Gakkai Ronbunshi), 1987, 107 (02): : 120 - 130
[45] APPROXIMATE MODELS OF MULTIPLE BUS MULTIPROCESSOR SYSTEMS
TOWSLEY, D
IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (03) : 220 - 228
[46] MODELS OF MINE VENTILATION SYSTEMS.
Notley, K.R.
1600, (105):
[47] SCHEDULING ALGORITHM FOR COMPUTATIONAL PROCESS IN REAL-TIME MULTIPROCESSOR SYSTEMS.
Koryachko, V.P.
Suskin, V.V.
Automatic Control and Computer Sciences, 1985, 19 (03) : 1 - 3
[48] HIGH SPEED BUS ARBITER FOR BUS-ORIENTED MULTIPROCESSOR SYSTEMS.
Anon
1600, (28):
[49] ERROR CORRECTION IN SEMICONDUCTOR MEMORY SYSTEMS.
Lala, P.K.
Electronic Engineering (London), 1979, 51 (617): : 52 - 53
[50] Communication Aware Multiprocessor Binding for Shared Memory Systems
Adyanthaya, Shreya
Geilen, Marc
Basten, Twan
Voeten, Jeroen
Schiffelers, Ramon
2016 11TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2016,

← 1 2 3 4 5 →