Performance evaluation of a Batcher-Banyan interconnection network with output pooling

被引:0
|
作者
机构
[1] Pattavina, Achille
来源
Pattavina, Achille | 1600年 / 09期
关键词
Batcher-Banyan Network - Output Allocation Function - Output Pooling - Packet Delay;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [31] A fault tolerant multistage interconnection network and its fault diagnosis: the ring-banyan network
    Park, JH
    Lee, HK
    Lim, CS
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2000, 15 (02): : 119 - 126
  • [32] Optical implementation of rearrangeable nonblocking double banyan interconnection network in free space
    Yang, Junbo
    Su, Xianyu
    Yang, Jiankun
    Li, Xiujian
    JOURNAL OF MODERN OPTICS, 2008, 55 (18) : 2953 - 2970
  • [33] Comparison of two recycle dilated banyan network with output buffers
    Zhou, M
    Liu, ZJ
    ELECTRONICS LETTERS, 1996, 32 (24) : 2192 - 2193
  • [35] Sliding-banyan network performance analysis
    Haney, MW
    Christensen, MP
    APPLIED OPTICS, 1997, 36 (11): : 2334 - 2342
  • [36] Reliability and performance evaluation of four tree multistage interconnection network
    Bansal, S
    Bansal, RK
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (04): : 511 - 515
  • [37] PERFORMANCE EVALUATION OF SPANNING MULTIACCESS CHANNEL HYPERCUBE INTERCONNECTION NETWORK
    DOWD, PW
    JABBOUR, K
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1987, 134 (06): : 295 - 302
  • [38] Performance evaluation of a new MAC protocol for the CDMA interconnection network
    Baek, JH
    Faloutsos, M
    Chung, HY
    TELECOMMUNICATION SYSTEMS, 2005, 29 (01) : 33 - 46
  • [39] Performance Evaluation of a New MAC Protocol for the CDMA Interconnection Network
    Jang Hyun Baek
    Michalis Faloutsos
    Ho Yeon Chung
    Telecommunication Systems, 2005, 29 : 33 - 46
  • [40] Implementation of neural network-controlled Banyan network with input-output-queueing
    Nan, H
    Liu, ZM
    Zhou, Z
    Lu, F
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2777 - 2780