Deep-submicron design - changing the landscape of design automation

被引:0
|
作者
机构
来源
Electron Des | / 2卷 / 119期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [41] Design techniques to reduce SET pulse widths in deep-submicron combinational logic
    Amusan, Oluwole A.
    Massengill, Lloyd W.
    Bhuva, Bharat L.
    DasGupta, Sandeepan
    Witulski, Arthur F.
    Ahlbin, Jonathan R.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) : 2060 - 2064
  • [42] Power supply noise analysis methodology for deep-submicron VLSI chip design
    Chen, HH
    Ling, DD
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 638 - 643
  • [43] DESIGNING IN DEEP-SUBMICRON
    KATSIOULAS, T
    ELECTRONIC ENGINEERING, 1994, 66 (814): : S65 - &
  • [44] An evaluation of deep-submicron CMOS design optimized for operation at 77K
    Foty, D
    ISIE 2005: PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS 2005, VOLS 1- 4, 2005, : 1139 - 1144
  • [46] Deep-submicron noise
    MacDonald, JF
    McBride, J
    Nagaraj, NS
    Zhang, XN
    Shepard, KL
    IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (04): : 82 - 88
  • [47] The challenge of high-performance, deep-submicron design in a turnkey ASIC environment
    Shepard, KL
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 183 - 186
  • [48] Power Supply Design Parameters for Switching-Noise Control in Deep-Submicron Circuits Design Flows
    M. Graziano
    G. Masera
    G. Piccinini
    M. Zamboni
    Analog Integrated Circuits and Signal Processing, 2002, 31 : 225 - 248
  • [49] Deep-submicron challenges
    Gupta, R
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (02): : 3 - 3
  • [50] Low-Power, Energy-Efficient Full Adder for Deep-Submicron Design
    Nimmagadda, Mallikarjuna Rao
    Pal, Ajit
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 345 - 346