共 50 条
- [42] Power supply noise analysis methodology for deep-submicron VLSI chip design DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 638 - 643
- [44] An evaluation of deep-submicron CMOS design optimized for operation at 77K ISIE 2005: PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS 2005, VOLS 1- 4, 2005, : 1139 - 1144
- [47] The challenge of high-performance, deep-submicron design in a turnkey ASIC environment ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 183 - 186
- [48] Power Supply Design Parameters for Switching-Noise Control in Deep-Submicron Circuits Design Flows Analog Integrated Circuits and Signal Processing, 2002, 31 : 225 - 248
- [50] Low-Power, Energy-Efficient Full Adder for Deep-Submicron Design 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 345 - 346