共 50 条
- [31] An evaluation of deep-submicron CMOS design optimized for operation at 77 K Analog Integrated Circuits and Signal Processing, 2006, 49 : 97 - 105
- [32] ASIC DESIGN METHODOLOGIES CHANGE TO KEEP UP WITH DEEP-SUBMICRON GEOMETRIES COMPUTER DESIGN, 1994, 33 (11): : A16 - &
- [34] Design technology research and education for deep-submicron systems of the next century 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 8 - 13
- [35] Effect of wire delay on the design of prefix adders in deep-submicron technology CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 1713 - 1717
- [36] LASCA - Interconnect parasitic extraction tool for deep-submicron IC design 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 327 - 332
- [40] Static timing/power analysis team up for deep-submicron design. COMPUTER DESIGN, 1996, 35 (07): : 126 - 126