Analysis of fault detection probability of CMOS combinational circuits and its application to signature testing

被引：0

作者：

机构：

[1] Iwasaki, Kazuhiko

来源：

Iwasaki, Kazuhiko | 1600年 / 21期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[41] Boolean derivative calculation with application to fault detection of combinational circuits via the semi-tensor product method
Li, Haitao
Wang, Yuzhen
AUTOMATICA, 2012, 48 (04) : 688 - 693
[42] Generating Test Patterns for Fault Detection in Combinational Circuits Using Genetic Algorithm
Baid, Akshay
Srivastava, Atul Kumar
2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,
[43] A COMPUTER-AIDED TECHNIQUE FOR FAULT-DETECTION IN COMBINATIONAL-CIRCUITS
RAI, S
JAIN, R
MICROELECTRONICS AND RELIABILITY, 1987, 27 (02): : 263 - 265
[44] INITIAL FAULT-DETECTION IN ARBITRARY CLASSES OF COMBINATIONAL LOGIC-CIRCUITS
GORELOV, OI
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1978, (01): : 41 - 41
[45] ANALYSIS AND PROPOSAL OF SIGNATURE CIRCUITS FOR LSI TESTING
IWASAKI, K
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 84 - 90
[46] RECONVERGENT FANOUT ANALYSIS AND FAULT SIMULATION COMPLEXITY OF COMBINATIONAL-CIRCUITS
MAAMARI, F
RAJSKI, J
ELECTRONICS LETTERS, 1987, 23 (21) : 1131 - 1133
[47] FAULT-DETECTION AND CLASSIFICATION IN LINEAR INTEGRATED-CIRCUITS - AN APPLICATION OF DISCRIMINATION ANALYSIS AND HYPOTHESIS-TESTING
EPSTEIN, BR
CZIGLER, M
MILLER, SR
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (01) : 102 - 113
[48] THE DETECTION PROBABILITY COMPUTATION OF SINGLE STUCK-AT-FAULTS IN GENERAL COMBINATIONAL-CIRCUITS
ALI, SA
INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 72 (04) : 605 - 617
[49] Impact of body bias on delay fault testing of nanoscale CMOS circuits
Paul, BC
Neau, C
Roy, K
INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 1269 - 1275
[50] SELF-PARITY COMBINATIONAL-CIRCUITS FOR SELF-TESTING, CONCURRENT FAULT-DETECTION AND PARITY SCAN DESIGN
GOSSEL, M
SOGOMONYAN, ES
VLSI 93, 1994, 42 : 103 - 111

← 1 2 3 4 5 →