共 50 条
- [34] Delay fault detection problems in circuits featuring a low combinational depth DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 170 - 178
- [39] Power-constrained testing for bridging and stuck short faults in CMOS combinational circuits MICROELECTRONICS AND RELIABILITY, 1997, 37 (05): : 753 - 761