Analysis of fault detection probability of CMOS combinational circuits and its application to signature testing

被引：0

作者：

机构：

[1] Iwasaki, Kazuhiko

来源：

Iwasaki, Kazuhiko | 1600年 / 21期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[21] Current testing of CMOS combinational circuits with single floating gate defects
Champac, VH
Figueras, J
VLSI DESIGN, 1997, 5 (03) : 273 - 284
[22] Impact of technology scaling on bridging fault detections in sequential and combinational CMOS circuits
Semenov, O
Sachdev, M
2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS, 2000, : 36 - 41
[23] Fault detection of TTL combinational circuits based on supply current
Hashizume, Masaki
Tamesada, Takeomi
Systems and Computers in Japan, 1991, 22 (10): : 18 - 29
[24] MULTIPLE FAULT-DETECTION FOR IRREDUNDANT AND REDUNDANT COMBINATIONAL CIRCUITS
WONG, KN
DEVRIES, RC
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1976, 12 (02) : 306 - 306
[25] MULTIPLE FAULT DETECTION IN COMBINATIONAL CIRCUITS - ALGORITHMS AND COMPUTATIONAL RESULTS
DU, MW
WEISS, CD
IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (03) : 235 - 240
[26] FAULT-DETECTION IN COMBINATIONAL-CIRCUITS USING A COMPRESSED FAULT TABLE
SETHI, IK
INTERNATIONAL JOURNAL OF ELECTRONICS, 1980, 49 (04) : 279 - 286
[27] FAULT-DETECTION IN COMBINATIONAL CIRCUITS USING BOOLEAN MATRICES
RAI, S
AGGARWAL, KK
MICROELECTRONICS RELIABILITY, 1978, 18 (04) : 323 - 324
[28] I(DDQ) TESTING OF OSCILLATING BRIDGING FAULTS IN CMOS COMBINATIONAL-CIRCUITS
ROCA, M
SICARD, E
RUBIO, A
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1993, 140 (01): : 39 - 44
[29] EXHAUSTIVE TESTING OF STUCK-OPEN FAULTS IN CMOS COMBINATIONAL-CIRCUITS
BATE, JA
MILLER, DM
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (01): : 10 - 16
[30] A timing refinement of intuitionistic proofs and its application to the timing analysis of combinational circuits
Mendler, M
THEOREM PROVING WITH ANALYTIC TABLEAUX AND RELATED METHODS, 1996, 1071 : 261 - 277

← 1 2 3 4 5 →