Analysis of fault detection probability of CMOS combinational circuits and its application to signature testing

被引：0

作者：

机构：

[1] Iwasaki, Kazuhiko

来源：

Iwasaki, Kazuhiko | 1600年 / 21期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[1] TESTING FOR SINGLE INTERMITTENT FAILURES IN COMBINATIONAL-CIRCUITS BY MAXIMIZING THE PROBABILITY OF FAULT-DETECTION
SAVIR, J
IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (05) : 410 - 416
[2] Defect and Fault Detection in combinational Circuits: Techniques and Analysis
Arya, Namita
Singh, Amit Prakash
2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 332 - 337
[3] Internal feedback bridging faults in combinational CMOS circuits: Analysis and testing
Miura, Y
Seno, S
ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 9 - 16
[4] FAULT TESTING AND DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS
KAUTZ, WH
IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (04) : 352 - +
[5] ON DELAY FAULT TESTING IN COMBINATIONAL-CIRCUITS
ANTREICH, KJ
FUCHS, K
FINK, F
FREQUENZ, 1990, 44 (3-4) : 103 - 111
[6] TESTING FOR STUCK FAULTS IN CMOS COMBINATIONAL-CIRCUITS
ISMAEEL, AA
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (02): : 191 - 197
[7] MULTIPLE FAULT DETECTION FOR COMBINATIONAL LOGIC CIRCUITS
YAU, SS
YANG, SC
IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 233 - 242
[8] A STUCK FAULT MODEL FOR DYNAMIC CMOS COMBINATIONAL-CIRCUITS
ISMAEEL, AA
MICROELECTRONICS AND RELIABILITY, 1991, 31 (2-3): : 407 - 427
[9] ANALYSIS OF SIGNATURE TESTABILITY OF COMBINATIONAL-CIRCUITS
DJACHENKO, ON
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (05): : 85 - 89
[10] Stuck at Fault Testing in Combinational Circuits Using FPGA
Gupta, I.
PROCEEDINGS OF EMERGING TRENDS AND TECHNOLOGIES ON INTELLIGENT SYSTEMS (ETTIS 2021), 2022, 1371 : 275 - 284

← 1 2 3 4 5 →