Massively parallel heterogeneous VLSI architecture for MSIMD processing

被引：0
|
作者：
Nudd, G.R.
Kerbyson, D.J.
Atherton, T.J.
Francis, N.D.
Packwood, R.A.
Vaudin, G.J.B.
机构：
来源：
International Workshop on Algorithms and Parallel VLSI Architectures | 1991年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Massively parallel VLSI architecture for a multilayered neural network
    Iiguni, Youji
    Systems and Computers in Japan, 1993, 24 (12): : 78 - 87
  • [2] ARCHITECTURE AND APPLICATIONS OF A HETEROGENEOUS, MASSIVELY PARALLEL MACHINE
    SHAW, DE
    ANNUAL REVIEW OF COMPUTER SCIENCE, 1986, 1 : 139 - 151
  • [3] HMESH - A VLSI ARCHITECTURE FOR PARALLEL PROCESSING
    RAGHAVENDRA, CS
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 237 : 76 - 83
  • [4] A FAULT TOLERANT MASSIVELY PARALLEL PROCESSING ARCHITECTURE
    BALASUBRAMANIAN, V
    BANERJEE, P
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1987, 4 (04) : 363 - 383
  • [5] Analysis of topologies of massively parallel processing architecture
    Chen, Yong
    Liu, Xinsong
    Su, Sen
    Dianzi Keji Daxue Xuebao/Journal of University of Electronic Science and Technology of China, 1994, 23 (06):
  • [6] A RISC CENTRAL PROCESSING UNIT FOR A MASSIVELY PARALLEL ARCHITECTURE
    CAPPELLO, F
    BECHENNEC, JL
    ETIEMBLE, D
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 33 - 39
  • [7] Massively scalable prototype learning for heterogeneous parallel computing architecture
    Su T.
    Li S.
    Deng S.
    Yu Y.
    Bai W.
    Harbin Gongye Daxue Xuebao/Journal of Harbin Institute of Technology, 2016, 48 (11): : 53 - 60
  • [8] Implementation approach of the IEEE 1149.1 for the routing test of a VLSI massively parallel architecture
    Aktouf, C.
    Robach, C.
    Marinescu, A.
    Mazare, G.
    Journal of Electronic Testing: Theory and Applications (JETTA), 1998, 12 (03): : 171 - 185
  • [9] An implementation approach of the IEEE 1149.1 for the routing test of a VLSI massively parallel architecture
    Aktouf, C
    Robach, C
    Marinescu, A
    Mazare, G
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (03): : 171 - 185
  • [10] An Implementation Approach of the IEEE 1149.1 for the Routing Test of a VLSI Massively Parallel Architecture
    C. Aktouf
    C. Robach
    A. Marinescu
    G. Mazare
    Journal of Electronic Testing, 1998, 12 : 171 - 185
12345