DRAM technology perspective for gigabit era

被引：0
|
作者：
Samsung Electronics Co, Kyungki-Do, Korea, Republic of [1 ]
机构：
来源：
IEEE Trans Electron Devices | / 3卷 / 598-608期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Gigabit-scale DRAM cell fabricated using X-ray lithography
    Advanced Technology R&D Cent
    Mitsubishi Electr Adv, (33-35):
  • [42] OFFSET WORD-LINE ARCHITECTURE FOR SCALING DRAM'S TO THE GIGABIT LEVEL.
    Scheuerlein, Roy E.
    Meindl, James D.
    IEEE Journal of Solid-State Circuits, 1987, 23 (01)
  • [43] Low-voltage, high-speed circuit designs for gigabit DRAM's
    Lee, K
    Kim, C
    Ryu, DR
    Sim, JH
    Lee, SB
    Moon, BS
    Kim, KY
    Kim, NJ
    Yoo, SM
    Yoon, H
    Yoo, JH
    Cho, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) : 642 - 648
  • [44] A 0.11 μm DRAM Technology for 4Gb DRAM and beyond
    Kim, K
    Park, JS
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 178 - 182
  • [45] GIGABIT LOCAL AREA NETWORKS - A SYSTEMS PERSPECTIVE
    KUNG, HT
    IEEE COMMUNICATIONS MAGAZINE, 1992, 30 (04) : 79 - 89
  • [46] Fully integrated 56 nm DRAM technology for 1 gb DRAM
    Park, Y. K.
    Lee, S. H.
    Lee, J. W.
    Lee, J. Y.
    Han, S. H.
    Lee, E. C.
    Kim, S. Y.
    Han, J.
    Sung, J. H.
    Cho, Y. J.
    Jun, J. Y.
    Lee, D. J.
    Kim, K. H.
    Kim, D. K.
    Yang, S. C.
    Song, B. Y.
    Sung, Y. S.
    Byun, H. S.
    Yang, W. S.
    Lee, K. H.
    Park, S. H.
    Hwang, C. S.
    Chung, T. Y.
    Lee, W. S.
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 190 - +
  • [47] Demystifying Multi-Gigabit Serial Technology
    Nunn, Chris
    ELECTRONICS WORLD, 2016, 122 (1968): : 20 - 25
  • [48] Assessing merged DRAM/Logic technology
    Kim, YB
    Chen, T
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 133 - 136
  • [49] Gigabit wireless: System-on-a-package technology
    Tummala, RR
    Laskar, J
    PROCEEDINGS OF THE IEEE, 2004, 92 (02) : 376 - 387
  • [50] THE EVOLUTION OF IBM CMOS DRAM TECHNOLOGY
    ADLER, E
    DEBROSSE, JK
    GEISSLER, SF
    HOLMES, SJ
    JAFFE, MD
    JOHNSON, JB
    KOBURGER, CW
    LASKY, JB
    LLOYD, B
    MILES, GL
    NAKOS, JS
    NOBLE, WP
    VOLDMAN, SH
    ARMACOST, M
    FERGUSON, R
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 167 - 188
12345