共 50 条
[43]
A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime
[J].
ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN,
2003,
:18-21
[44]
Improved Sub-threshold Slope in RF Vertical MOSFETS using a Frame Gate Architecture
[J].
ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE,
2008,
:95-+
[46]
Investigation into sub-threshold performance of double-gate accumulation-mode SOIPMOSFET
[J].
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS,
2007,
:1150-1153
[47]
Sub-Threshold Design and Architectural Choices
[J].
2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI,
2015,
:481-484
[48]
Adaptive Sub-Threshold Test Circuit
[J].
PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS,
2009,
:197-+
[49]
Two-dimensional analytical sub-threshold modeling and simulation of gate material engineered HEMT for enhanced carrier transport efficiency
[J].
2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2,
2007,
:286-+
[50]
Neural Correlates of Sub-threshold Bipolarity
[J].
BIOLOGICAL PSYCHIATRY,
2014, 75 (09)
:304S-304S