Program slicing based on data-flow computation of path dependence flow graphs

被引：0
|
作者：
Naoi, Kuniaki [1 ]
Takahashi, Naohisa [1 ]
机构：
[1] NTT Software Lab, Musachino, Japan
来源：
Systems and Computers in Japan | 1997年 / 28卷 / 11期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：22 / 33
相关论文
共 50 条
  • [1] Program slicing using a path dependence flow graph
    Naoi, K
    Takahashi, N
    SYSTEMS AND COMPUTERS IN JAPAN, 1996, 27 (12) : 73 - 91
  • [2] Variable Data-Flow Graph for Lightweight Program Slicing and Visualization
    Kashima, Yu
    Ishio, Takashi
    Etsuda, Shogo
    Inoue, Katsuro
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2015, E98D (06): : 1194 - 1205
  • [3] CONSISTENCY IN DATA-FLOW GRAPHS
    LEE, EA
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1991, 2 (02) : 223 - 235
  • [4] EXECUTION TERMINATION AND COMPUTATION DETERMINACY OF DATA-FLOW PROGRAM NETS
    GE, QW
    WATANABE, T
    ONAGA, K
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1991, 328 (01): : 123 - 141
  • [5] PARTIAL COMPUTATION WITH A DATA-FLOW MACHINE
    ONO, S
    TAKAHASHI, N
    AMAMIYA, M
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 220 : 87 - 113
  • [6] On retiming synchronous data-flow graphs
    O'Neil, TW
    Sha, EHM
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2001, : 103 - 108
  • [7] Laminar Data Flow: On the Role of Slicing in Functional Data-Flow Programming Research Paper
    Trancon y Widemann, Baltasar
    Lepper, Markus
    TRENDS IN FUNCTIONAL PROGRAMMING (TFP 2015), 2016, 9547 : 85 - 103
  • [8] INTERFACE-BASED HIERARCHY FOR SYNCHRONOUS DATA-FLOW GRAPHS
    Piat, Jonathan
    Bhattacharyya, Shuvra S.
    Raulet, Mickael
    SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 145 - +
  • [9] Data-flow analysis of program fragments
    Rountev, A
    Ryder, BG
    Landi, W
    SOFTWARE ENGINEERING - ESEC/FSE '99, PROCEEDINGS, 1999, 1687 : 235 - 252
  • [10] A VLSI PROCESSOR ARRAY FOR DATA-FLOW COMPUTATION
    HONG, YC
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 206 - 211
12345