VERTICAL ISOLATION IN SHALLOW n-WELL CMOS CIRCUITS.

被引:0
|
作者
Lewis, Alan G. [1 ]
Martin, Russel A. [1 ]
Chen, John Y. [1 ]
Huang, Tiao-Yuan [1 ]
Koyanagi, Mitsumasa [1 ]
机构
[1] Xerox Palo Alto Research Cent, CA, USA, Xerox Palo Alto Research Cent, CA, USA
来源
Electron device letters | 1987年 / EDL-8卷 / 03期
关键词
D O I
10.1109/edl.1987.26568
中图分类号
学科分类号
摘要
Integrated circuits, VLSI
引用
收藏
页码:107 / 109
相关论文
共 50 条
  • [41] EXPERIENCE IN 3-MICRON PROCESSING - A 10 VOLT N-WELL CMOS PROCESS
    BEERNAERT, D
    ELECTRICAL COMMUNICATION, 1984, 58 (04): : 398 - 404
  • [42] A Single-Photon Avalanche Diode in CMOS 0.5μm N-Well Process
    Zhang, Bowei
    Li, Zhenyu
    Zaghloul, Mona E.
    2012 IEEE SENSORS PROCEEDINGS, 2012, : 1505 - 1508
  • [43] A 256K ROM FABRICATED USING N-WELL CMOS PROCESS TECHNOLOGY
    KAMURO, S
    MASAKI, Y
    SANO, K
    KIMURA, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) : 723 - 726
  • [44] A 3D deep n-well CMOS MAPS for the ILC vertex detector
    Gaioni, L.
    Manghisoni, M.
    Ratti, L.
    Re, V.
    Traversi, G.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2010, 617 (1-3): : 324 - 326
  • [45] A Novel Hybrid RF-DC Converter Using CMOS n-Well Process
    Al-Absi, Munir A.
    Al-Khulaifi, Abdulaziz A.
    IEEE ACCESS, 2024, 12 : 31243 - 31248
  • [46] Deep n-well MAPS in a 130 nm CMOS technology: Beam test results
    Neri, N.
    Avanzini, C.
    Batignani, G.
    Bettarini, S.
    Bosi, F.
    Ceccanti, M.
    Cenci, R.
    Cervelli, A.
    Crescioli, F.
    Dell'Orso, M.
    Forti, F.
    Giannetti, P.
    Giorgi, M. A.
    Gregucci, S.
    Mammini, P.
    Marchiori, G.
    Massa, M.
    Morsani, F.
    Paoloni, E.
    Piendibene, M.
    Profeti, A.
    Rizzo, G.
    Sartori, L.
    Walsh, J.
    Yurtsev, E.
    Lusiani, A.
    Manghisoni, M.
    Re, V.
    Traversi, G.
    Bruschi, M.
    Di Sipio, R.
    Fabbri, L.
    Giacobbe, B.
    Gabrielli, A.
    Giorgi, F.
    Pellegrini, G.
    Sbarra, C.
    Semprini, N.
    Spighi, R.
    Valentinetti, S.
    Villa, M.
    Zoccoli, A.
    Andreoli, C.
    Gaioni, L.
    Pozzati, E.
    Ratti, L.
    Speziali, V.
    Gamba, D.
    Giraudo, G.
    Mereu, P.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2010, 623 (01): : 195 - 197
  • [47] Recent progress in the development of 3D deep n-well CMOS MAPS
    Traversi, G.
    Gaioni, L.
    Manazza, A.
    Manghisoni, M.
    Ratti, L.
    Re, V.
    Zucca, S.
    JOURNAL OF INSTRUMENTATION, 2012, 7
  • [48] Performance Comparison of Two Types of Silicon Avalanche Photodetectors Based on N-well/P-substrate and P+/N-well Junctions Fabricated With Standard CMOS Technology
    Lee, Myung-Jae
    Choi, Woo-Young
    JOURNAL OF THE OPTICAL SOCIETY OF KOREA, 2011, 15 (01) : 1 - 3
  • [49] DETECTION AND ISOLATION OF FAULTS WITHIN ANALOG CIRCUITS.
    Bastian, J.D.
    Digest of Papers - Semiconductor Test Symposium, 1979, : 143 - 145
  • [50] TWO LEVEL METAL CMOS PROCESS FOR VLSI CIRCUITS.
    Barton, Don
    Maze, Craig
    Semiconductor International, 1985, 8 (01) : 98 - 102