VERTICAL ISOLATION IN SHALLOW n-WELL CMOS CIRCUITS.

被引：0
|
作者：
Lewis, Alan G. [1 ]
Martin, Russel A. [1 ]
Chen, John Y. [1 ]
Huang, Tiao-Yuan [1 ]
Koyanagi, Mitsumasa [1 ]
机构：
[1] Xerox Palo Alto Research Cent, CA, USA, Xerox Palo Alto Research Cent, CA, USA
来源：
Electron device letters | 1987年 / EDL-8卷 / 03期
关键词：
D O I：
10.1109/edl.1987.26568
中图分类号：
学科分类号：
摘要：
Integrated circuits, VLSI
引用
收藏
页码：107 / 109
相关论文
共 50 条
  • [21] Improved gain 60 GHz CMOS antenna with N-well grid
    Barakat, Adel
    Allam, Ahmed
    Elsadek, Hala
    Abdel-Rahman, Adel B.
    Pokharel, Ramesh K.
    Kaho, Takana
    IEICE ELECTRONICS EXPRESS, 2016, 13 (05):
  • [22] A high isolation CMFB downconversion micromixer using 0.18-μm deep N-well CMOS technology
    Dept. of Communications Engineering, National Chiao Tung University, Hsin-Chu, Taiwan
    不详
    不详
    IEEE Radio Freq Integr Circuits Symp RFIC Dig Tech Pap, (619-622):
  • [23] A CMOS n-well microbolometer FPA with temperature coefficient enhancement circuitry
    Eminoglu, S
    Tezcan, DS
    Akin, T
    INFRARED TECHNOLOGY AND APPLICATIONS XXVII, 2001, 4369 : 240 - 249
  • [24] 1.0-MU-M N-WELL CMOS BIPOLAR TECHNOLOGY
    MOMOSE, H
    SHIBATA, H
    SAITOH, S
    MIYAMOTO, J
    KANZAKI, K
    KOHYAMA, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 217 - 223
  • [25] CMOS HALF-LATCH CIRCUITS.
    Carlile, P.S.
    IBM technical disclosure bulletin, 1984, 27 (7 A):
  • [26] Characteristics of transmission lines fabricated by CMOS process with deep n-well implantation
    Nishikawa, K
    Shintani, K
    Yamakawa, S
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (02) : 589 - 598
  • [27] Improving the RF performance of 0.18 μm CMOS with deep n-well implantation
    Su, JG
    Hsu, HM
    Wong, SC
    Chang, CY
    Huang, TY
    Sun, JYC
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (10) : 481 - 483
  • [28] OPTIMIZED RETROGRADE N-WELL FOR 1-MU-M CMOS TECHNOLOGY
    MARTIN, RA
    CHEN, JYT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (02) : 286 - 292
  • [29] STUDY OF 2 mu m EPITAXIAL N-WELL CMOS TECHNOLOGY.
    Ma, Huainan
    Xu, Jiasheng
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1987, 8 (04): : 378 - 384
  • [30] Characterization of Bulk Damage in CMOS MAPS With Deep N-Well Collecting Electrode
    Zucca, Stefano
    Ratti, Lodovico
    Traversi, Gianluca
    Bettarini, Stefano
    Morsani, Fabio
    Rizzo, Giuliana
    Bosisio, Luciano
    Rashevskaya, Irina
    Cindro, Vladimir
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (04) : 900 - 908
12345