Noise and speed characteristics of test transistors and charge amplifiers designed using a submicron CMOS technology

被引：0
作者：
Santiard, J.C. [1 ]
Faccio, F. [1 ]
机构：
[1] CERN, Geneva, Switzerland
来源：
Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment | 1996年 / 380卷 / 1-2期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
5
引用
收藏
页码：350 / 352
相关论文
共 50 条
[31]   Characterization of Nanowire CMOS Amplifiers Using Fully Depleted Surrounding Gate Transistors [J].
Hamedi-Hagh, Sotoudeh ;
Bindal, Ahmet .
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2008, 3 (03) :281-288
[32]   Low-noise fully differential amplifiers using JFET-CMOS integration technology for smart sensors [J].
Takao, Hidekuni ;
Vatedka, Radhakrishna ;
Ito, Yoshiaki ;
Komakine, Fumihito ;
Serge, Kolelas ;
Sawada, Kazuaki ;
Ishida, Makoto .
IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2008, 3 (03) :274-280
[33]   Residual Phase Noise Modelling of Amplifiers Using Silicon Bipolar Transistors [J].
Theodoropoulos, Konstantinos ;
Everard, Jeremy .
2009 JOINT MEETING OF THE EUROPEAN FREQUENCY AND TIME FORUM AND THE IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM, VOLS 1 AND 2, 2009, :44-49
[34]   Residual Phase Noise Modeling of Amplifiers Using Silicon Bipolar Transistors [J].
Theodoropoulos, Konstantinos ;
Everard, Jeremy .
IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2010, 57 (03) :562-573
[35]   Investigating the Electrothermal Characteristics of Partially Depleted Submicron SOI CMOS Transistors in an Extended Temperature Range [J].
Rumyantsev S.V. ;
Novoselov A.S. ;
Masal’skii N.V. .
Rumyantsev, S.V. (Sergey_Rumyancev@srisa.ru), 1600, Pleiades journals (49) :30-36
[36]   Analysis of the Possibility of Implementing Synchronization Devices Operating on OFDM Technology on CMOS Transistors with Submicron Design Standards in High-Speed Data Transmission Systems [J].
Makarevich, A. L. ;
Goncov, R. S. ;
Smelyanec, J., V ;
Sokovnich, S. M. .
2020 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SYNCHROINFO), 2020,
[37]   Noise characteristics of transistors fabricated in an advanced silicon bipolar technology [J].
Aufinger, K ;
Bock, J ;
Meister, TF ;
Popp, J .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (09) :1533-1538
[38]   Minimum noise design of charge amplifiers with CMOS processes in the 100 nm feature size range [J].
Ratti, Lodovico ;
Manghisoni, Massimo ;
Re, Valerio ;
Speziali, Valeria ;
Traversi, Gianluca .
2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11, 2007, :2494-+
[39]   Noise optimization of fast charge sensitive amplifier in submicron technology for low power application [J].
Szczygiel, R. ;
Grybos, P. ;
Maj, P. .
MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, :81-84
[40]   Inductorless Wideband CMOS Low-Noise Amplifiers Using Noise-Canceling Technique [J].
Chen, Ke-Hou ;
Liu, Shen-Iuan .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (02) :305-314
12345