Risc architecture in transputers and transputer arrays

被引:1
作者
Hey, J.G. [1 ]
机构
[1] Southampton Univ, United Kingdom
关键词
D O I
10.1016/0010-4655(88)90113-0
中图分类号
学科分类号
摘要
19
引用
收藏
页码:23 / 31
相关论文
共 50 条
[41]   INSTRUCTION FETCH UNIT IN RISC ARCHITECTURE [J].
MAA, YC ;
LAI, FP ;
LEE, HC ;
TSAI, WC ;
PARNG, TM .
CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, :180-185
[42]   AN EFFICIENT ARCHITECTURE FOR A TRANSPUTER-BASED VEHICLE SIMULATOR [J].
SRIKANTHAN, T ;
CHAN, KY ;
LEONG, SK .
JOURNAL OF MICROCOMPUTER APPLICATIONS, 1995, 18 (03) :203-213
[43]   TRANSPUTER ARRAYS FOR SOLVING PARTITIONED SYSTEMS OF LINEAR-EQUATIONS [J].
ALTURAIGI, M ;
AFIFI, M ;
ELAZHARY, I ;
EXCELL, P .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (05) :789-800
[44]   Architecture of transputer-based image processing system [J].
Ososkov, A.G. ;
Filin, A.G. .
Programmirovanie, 1992, (04) :62-71
[45]   OVERLAPPING BLOCK METHODS FOR SOLVING TRIDIAGONAL SYSTEMS ON TRANSPUTER ARRAYS [J].
WAIT, R ;
BROWN, NG .
PARALLEL COMPUTING, 1988, 8 (1-3) :325-333
[46]   Performance of parallel spanning tree algorithms on linear arrays of transputers and Unix systems [J].
Das, Sajal K. ;
Yang, Cui-Qing .
Proceedings - 5th International Parallel Processing Symposium, IPPS 1991, 1991, :165-168
[47]   PARALLELIZING THE LMTO BAND-STRUCTURE PROGRAM ON TRANSPUTER ARRAYS [J].
YEUNG, W .
COMPUTER PHYSICS COMMUNICATIONS, 1991, 66 (01) :47-54
[49]   DISTRIBUTING GATE-LEVEL DIGITAL TIMING SIMULATION OVER ARRAYS OF TRANSPUTERS [J].
WOOD, KR .
CONCURRENCY-PRACTICE AND EXPERIENCE, 1991, 3 (04) :367-379
[50]   PERFORMANCE OF PARALLEL SPANNING TREE ALGORITHMS ON LINEAR ARRAYS OF TRANSPUTERS AND UNIX SYSTEMS [J].
DAS, SK ;
YANG, CQ .
PARALLEL COMPUTING, 1991, 17 (4-5) :527-551