共 50 条
[41]
INSTRUCTION FETCH UNIT IN RISC ARCHITECTURE
[J].
CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING,
1989,
:180-185
[42]
AN EFFICIENT ARCHITECTURE FOR A TRANSPUTER-BASED VEHICLE SIMULATOR
[J].
JOURNAL OF MICROCOMPUTER APPLICATIONS,
1995, 18 (03)
:203-213
[44]
Architecture of transputer-based image processing system
[J].
Programmirovanie,
1992, (04)
:62-71
[46]
Performance of parallel spanning tree algorithms on linear arrays of transputers and Unix systems
[J].
Proceedings - 5th International Parallel Processing Symposium, IPPS 1991,
1991,
:165-168
[49]
DISTRIBUTING GATE-LEVEL DIGITAL TIMING SIMULATION OVER ARRAYS OF TRANSPUTERS
[J].
CONCURRENCY-PRACTICE AND EXPERIENCE,
1991, 3 (04)
:367-379