Risc architecture in transputers and transputer arrays

被引:1
作者
Hey, J.G. [1 ]
机构
[1] Southampton Univ, United Kingdom
关键词
D O I
10.1016/0010-4655(88)90113-0
中图分类号
学科分类号
摘要
19
引用
收藏
页码:23 / 31
相关论文
共 50 条
  • [31] TRANSPUTER IMPLEMENTATION OF SYSTOLIC ARRAYS FOR MODEL-REDUCTION
    MEGSON, GM
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (05): : 343 - 352
  • [32] Using occam and transputers to simulate a multiprocessor architecture with broadcast facilities
    Gray, J.P.
    Jelly, I.E.
    International Conference on Applications of Transputers, 1991,
  • [33] TRANSPUTER RISC芯片在并行处理系统中的应用
    邹玲
    许佑辉
    计算机应用, 1992, (02) : 30 - 33
  • [34] Comparison of DSP, risc and transputer based systems for real time digital control implementation
    Ramos-Hernandez, D.N.
    Tokhi, M.O.
    2003, Taylor and Francis Inc. (43): : 1545 - 1568
  • [35] RISC ARCHITECTURE - A PERSPECTIVE ON THE PAST AND FUTURE
    HENNESSY, J
    ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE DECENNIAL CALTECH CONFERENCE ON VLSI, 1989, : 37 - 42
  • [36] RISC, A MICROPROCESSOR ARCHITECTURE FOR GAAS TECHNOLOGY
    FOX, ER
    KIEFER, KJ
    VANGEN, RF
    WHALEN, SP
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 22 (05): : 385 - 391
  • [37] ASTRA - AN ASSOCIATIVE RISC-ARCHITECTURE
    TAVANGARIAN, D
    BECK, M
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 41 - 48
  • [38] RISC SYSTEM/6000 PROCESSOR ARCHITECTURE
    GROVES, RD
    OEHLER, R
    MICROPROCESSORS AND MICROSYSTEMS, 1990, 14 (06) : 357 - 366
  • [39] RISC architecture is small yet mighty
    Levy, M
    EDN, 1997, 42 (22) : 13 - 14
  • [40] A MULTIPROCESSOR SYSTEM FOR VISUAL COMMUNICATIONS USING DISTRIBUTED TRANSPUTER ARRAYS
    DUH, WJ
    WU, JL
    HUANG, JH
    MICROPROCESSORS AND MICROSYSTEMS, 1994, 18 (02) : 79 - 87