共 50 条
- [22] 88000-RISC ARCHITECTURE CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : S47 - S55
- [24] CHOOSING THE RIGHT RISC ARCHITECTURE HIGH PERFORMANCE SYSTEMS-THE MAGAZINE FOR TECHNOLOGY CHAMPIONS, 1990, 11 (03): : 42 - &
- [27] HIGHLY EFFICIENT TRANSPUTER ARRAYS FOR THE COMPUTATION OF ROBOT DYNAMICS CONCURRENCY-PRACTICE AND EXPERIENCE, 1992, 4 (02): : 185 - 205
- [30] A novel 32 bit RISC architecture unifying RISC and DSP 1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 587 - 590