Organic semiconductor complementary logic circuits

被引：0
|
作者：
Lin, Y.-Y. [1 ]
Dodabalapur, A. [1 ]
Sarpeshkar, R. [1 ]
Bao, Z. [1 ]
Li, W. [1 ]
Crone, B. [1 ]
Raju, V.R. [1 ]
Katz, H.E. [1 ]
机构：
[1] Lucent Technologies, Murray Hill, United States
来源：
Annual Device Research Conference Digest | 1999年
关键词：
Computer simulation - Deposition - Fluorine compounds - Semiconductor junctions - Solid state oscillators - Substrates;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The characteristics of all organic complementary circuits are discussed. The circuits were fabricated in an upside down geometry where the interconnections are defined first, followed by the gate metal and the gate insulator. The n-channel material F16CuPc is deposited at substrate temperature of 125 °C with a deposition rate of 1-5 angstroms/s under a vacuum pressure of 2×10-6 torr. The p-channel material is deposited with the substrate held at room temperature with a deposition rate of 1-5 angstroms/s under the same vacuum pressure. The SPICE simulation results for five stage ring oscillators are given.
引用
收藏
页码：166 / 167
相关论文
共 50 条
  • [41] Organic electronics integration technology and logic circuits
    Occhipinti, L.
    La Rosa, M.
    Rizzotto, G.
    ORGANIC FIELD-EFFECT TRANSISTORS VII AND ORGANIC SEMICONDUCTORS IN SENSORS AND BIOELECTRONICS, 2008, 7054
  • [42] COMPLEMENTARY METAL-OXIDE SEMICONDUCTOR LOGIC TESTABILITY.
    Curtis, H.W.
    IBM Technical Disclosure Bulletin, 1973, 16 (02): : 404 - 405
  • [43] Process variability influence on complementary organic circuits characterictics
    Guerin, Mathieu
    Bergeret, Emmanuel
    Benevent, Evangeline
    Pannier, Philippe
    Daami, Anis
    Coppard, Romain
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [44] Design of organic complementary circuits for RFID tags application
    Guerin, Mathieu
    Bergeret, Emmanuel
    Benevent, Evangeline
    Pannier, Philippe
    Daami, Anis
    Jacob, Stephanie
    Chartier, Isabelle
    Coppard, Romain
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [45] RELIABILITY AND FAILURE ANALYSIS OF SEMICONDUCTOR INTEGRATED LOGIC CIRCUITS.
    Saito, Mitsuo
    Anayama, Hiroshi
    Shikama, Sukejiro
    1600, (21): : 5 - 6
  • [46] Solution-processed organic-inorganic hybrid gate insulator for complementary thin film transistor logic circuits
    Cho, Hyeong Jun
    Lee, Dong-Hoon
    Park, Eung-Kyu
    Kim, Min Su
    Lee, So Young
    Park, KeeChan
    Choe, Heehwan
    Jeon, Jae-Hong
    Kim, Yong-Sang
    THIN SOLID FILMS, 2019, 673 : 14 - 18
  • [47] Controllable Threshold Voltage in Organic Complementary Logic Circuits with an Electron-Trapping Polymer and Photoactive Gate Dielectric Layer
    Toan Thanh Dao
    Sakai, Heisuke
    Hai Thanh Nguyen
    Ohkubo, Kei
    Fukuzumi, Shunichi
    Murate, Hideyuki
    ACS APPLIED MATERIALS & INTERFACES, 2016, 8 (28) : 18249 - 18255
  • [48] SWITCHING RESPONSE OF COMPLEMENTARY-SYMMETRY MOS TRANSISTOR LOGIC CIRCUITS
    BURNS, JR
    RCA REVIEW, 1964, 25 (04): : 627 - 661
  • [49] Fault characterisation and testability issues of complementary pass transistor logic circuits
    Faisal, M
    Hasib, A
    Rashid, ABMH
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (03): : 215 - 222
  • [50] Monte Carlo optimization of superconducting complementary output switching logic circuits
    Jeffery, M
    Perold, WJ
    Wang, ZQ
    Van Duzer, T
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1998, 8 (03) : 104 - 119
12345